
Spartan-3AN FPGA Family: DC and Switching Characteristics
DS557 (v4.1) April 1, 2011
Product Specification
27
Input Setup and Hold Times
Table 23: Setup and Hold Times for the IOB Input Path
Symbol
Description
Conditions
IFD_
DELAY_
VALUE
Device
Speed Grade
Units
-5
-4
Min
Setup Times
TIOPICK
Time from the setup of data at the
Input pin to the active transition at the
ICLK input of the Input Flip-Flop (IFF).
No Input Delay is programmed.
0
XC3S50AN
1.56
1.58
ns
XC3S200AN
1.71
1.81
ns
XC3S400AN
1.30
1.51
ns
XC3S700AN
1.34
1.51
ns
XC3S1400AN
1.36
1.74
ns
TIOPICKD
Time from the setup of data at the
Input pin to the active transition at the
ICLK input of the Input Flip-Flop (IFF).
The Input Delay is programmed.
1
XC3S50AN
2.16
2.18
ns
23.10
3.12
ns
33.51
3.76
ns
44.04
4.32
ns
53.88
4.24
ns
64.72
5.09
ns
75.47
5.94
ns
85.97
6.52
ns
1
XC3S200AN
2.05
2.20
ns
22.72
2.93
ns
33.38
3.78
ns
43.88
4.37
ns
53.69
4.20
ns
64.56
5.23
ns
75.34
6.11
ns
85.85
6.71
ns
1
XC3S400AN
1.79
2.02
ns
22.43
2.67
ns
33.02
3.43
ns
43.49
3.96
ns
53.41
3.95
ns
64.20
4.81
ns
74.96
5.66
ns
85.44
6.19
ns