- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄245661 > W947D6HBHX5E (WINBOND ELECTRONICS CORP) 8M X 16 DDR DRAM, 5 ns, PBGA60 PDF資料下載
參數(shù)資料
| 型號(hào)： | W947D6HBHX5E |
| 廠商： | WINBOND ELECTRONICS CORP |
| 元件分類： | DRAM |
| 英文描述： | 8M X 16 DDR DRAM, 5 ns, PBGA60 |
| 封裝： | 8 X 9 MM, 0.80 MM PITCH, HALOGEN FREE AND LEAD FREE, VFBGA-60 |
| 文件頁數(shù)： | 33/60頁 |
| 文件大?。?/td> | 1160K |
| 代理商： | W947D6HBHX5E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當(dāng)前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁
W947D6HB / W947D2HB
128Mb Mobile LPDDR
Publication Release Date:Jun,17, 2011
- 39 -
Revision A01-003
7.6.13 Interrupting Write to Precharge
Data for any WRITE burst may be truncated by a subsequent PRECHARGE command as shown in figure below.
Note that only data-in pairs that are registered prior to the tWR period are written to the internal array, and any
subsequent data-in should be masked with DM, as shown in figure. Following the PRECHARGE command, a
subsequent command to the same bank cannot be issued until tRP is met.
BA,Col n
BA a(or
all)
BA,Col b
WRITE
PRE
NOP
CK
Command
Address
1) Dl b = Data in to column b.
2) An interrupted burst of 4, 8 or 16 is shown, 2 data elements are written.
3) tWR is referenced from the positive clock edge after the last desired Data In pair.
4) A10 is LOW with the WRITE command (Auto Precharge is disabled)
5) *1=can be Don't Care for programmed burst length of 4
6) *2=for programmed burst length of 4, DQS becomes Don't Care at this point
NOP
= Don't Care
DQS
DQ
DM
tDQSSmax
tWR
DI b
*1
*2
7.7 Precharge
The PRECHARGE command is used to deactivate the open row in a particular bank or the open row in all banks.
The bank(s) will be available for a subsequent row access a specified time (tRP) after the PRECHARGE command is
issued.
Input A10 determines whether one or all banks are to be precharged. In case where only one bank is to be
precharged, inputs BA0, BA1
select the bank. Otherwise BA0, BA1 are treated as “Dont Care”.
Once a bank has been precharged, it is in the idle state and must be activated prior to any READ or WRITE
command being issued. A PRECHARGE command will be treated as a NOP if there is no open row in that bank, or
if the previously open row is already in the process of precharging.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| WS57C256F-70LMB | 32K X 8 UVPROM, 70 ns, CQCC32 |
| WMS128K8C-120FEIEA | 128K X 8 STANDARD SRAM, 120 ns, CDFP32 |
| WMS128K8L-100FEIE | 128K X 8 STANDARD SRAM, 100 ns, CDFP32 |
| WMS128K8L-120FECEA | 128K X 8 STANDARD SRAM, 120 ns, CDFP32 |
| WMS128K8L-120DRIEA | 128K X 8 STANDARD SRAM, 120 ns, CDSO32 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| W947D6HBHX5I | 制造商:WINBOND 制造商全稱:Winbond 功能描述:128Mb Mobile LPDDR |
| W947D6HBHX5I TR | 制造商:Winbond Electronics Corp 功能描述: |
| W947D6HBHX6E | 制造商:Winbond Electronics Corp 功能描述:IC LPDDR SDRAM 128MBIT 60VFBGA |
| W947D6HBHX6G | 制造商:WINBOND 制造商全稱:Winbond 功能描述:128Mb Mobile LPDDR |
| W948D2FB | 制造商:WINBOND 制造商全稱:Winbond 功能描述:256Mb Mobile LPDDR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。