參數(shù)資料
型號(hào): W25Q64CVZPAP
廠(chǎng)商: WINBOND ELECTRONICS CORP
元件分類(lèi): PROM
英文描述: 64M X 1 SPI BUS SERIAL EEPROM, PDSO8
封裝: 6 X 5 MM, GREEN, WSON-8
文件頁(yè)數(shù): 25/79頁(yè)
文件大?。?/td> 1086K
代理商: W25Q64CVZPAP
W25Q64CV
Publication Release Date: April 01, 2011
- 31 -
Revision C
7.2.14 Fast Read Dual I/O (BBh)
The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO
pins, IO0 and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to input
the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code
execution (XIP) directly from the Dual SPI in some applications.
Fast Read Dual I/O with “Continuous Read Mode”
The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the
“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in Figure 13a. The
upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the
inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care
(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.
If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS is
raised and then lowered) does not require the BBh instruction code, as shown in Figure 13b. This reduces
the instruction sequence by eight clocks and allows the Read address to be immediately entered after /CS
is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next instruction (after
/CS is raised and then lowered) requires the first byte instruction code, thus returning to normal operation.
A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before issuing normal
instructions (See 7.2.20 for detail descriptions).
/CS
CLK
DI
(IO
0)
DO
(IO
1)
Mode 0
Mode 3
0
1
2
3
4
5
6
7
Instruction (BBh)
8
9
10
12
13
14
24
25
26
27
28
29
30
31
6
4
2
0
*
23
/CS
CLK
DI
(IO
0)
DO
(IO
1)
0
32
33
34
35
36
37
38
39
7
5
3
1
*
6
4
2
0
7
5
3
1
6
4
2
0
7
5
3
1
6
4
2
0
7
5
3
1
**
IOs switch from
Input to Output
6
7
22
20
18
16
23
21
19
17
14
12
10
8
15
13
11
9
6
4
2
0
7
5
3
1
6
4
2
0
7
5
3
1
11
15
16
17
18
20
21
22
19
23
1
A23-16
A15-8
A7-0
M7-0
Byte 1
Byte 2
Byte 3
Byte 4
= MSB
*
Figure 13a. Fast Read Dual I/O Instruction Sequence (Initial instruction or previous M5-4
≠ 10)
相關(guān)PDF資料
PDF描述
WMS128K8C-25CQE 128K X 8 STANDARD SRAM, 25 ns, CDIP32
WMF512K8X-150DEC5 512K X 8 FLASH 5V PROM, 150 ns, CDSO32
WME128K8X-200DEC 128K X 8 EEPROM 5V, 200 ns, CDSO32
WMF512K8X-70FEM5 512K X 8 FLASH 5V PROM, 70 ns, CDFP32
WMF512K8X-90CM5 512K X 8 FLASH 5V PROM, 90 ns, CDIP32
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25Q64CVZPIG 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64CVZPIP 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:3V 64M-BIT SERIAL FLASH MEMORY WITH DUAL AND QUAD SPI
W25Q64DW 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:1.8V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI
W25Q64DWSFIG 功能描述:IC FLASH SPI 64MBIT 16SOIC RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:SpiFlash® 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線(xiàn)) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)
W25Q64DWSFIP 制造商:WINBOND 制造商全稱(chēng):Winbond 功能描述:1.8V 64M-BIT SERIAL FLASH MEMORY WITH DUAL/QUAD SPI & QPI