參數(shù)資料
型號(hào): W25B20-VSNIG
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 2M X 1 FLASH 2.7V PROM, PDSO8
封裝: 0.150 INCH, GREEN, PLASTIC, SOIC-8
文件頁(yè)數(shù): 11/36頁(yè)
文件大?。?/td> 1424K
代理商: W25B20-VSNIG
W25B40/W25B40A
Publication Release Date: January 6, 2006
- 19 -
Revision M
8.2.9
Page Program (02h)
The Page Program instruction allows from one byte to 256 bytes of data to be programmed at memory
locations previously erased to all 1s (FFh). A Write Enable instruction must be executed before the
device will accept the Page Program Instruction (Status Register bit WEL must equal 1). The
instruction is initiated by driving the /CS pin low then shifting the instruction code “02h” followed by a
24-bit address (A23-A0) and at least one data byte, into the DI pin. The /CS pin must be driven low for
the entire length of the instruction while data is being sent to the device. The Page Program instruction
sequence is shown in figure 10.
If an entire 256 byte page is to be programmed, the last address byte (the 8 least significant address
bits) should be set to 0. If the last address byte is not zero, and the number of clocks exceed the
remaining page length, the addressing will wrap to the beginning of the page. Less than 256 bytes can
be programmed without having any effect on other bytes within the same page. If more than 256 bytes
are sent to the device the addressing will wrap to the beginning of the page and overwrite previously
sent data.
As with the write and erase instructions, the /CS pin must be driven high after the eighth bit of the last
byte has been latched. If this is not done the Page Program instruction will not be executed. After /CS
is driven high, the self-timed Page Program instruction will commence for a time duration of tpp (See
AC Characteristics). While the Page Program cycle is in progress, the Read Status Register
instruction may still be accessed for checking the status of the BUSY bit. The BUSY bit is a 1 during
the Page Program cycle and becomes a 0 when the cycle is finished and the device is ready to accept
other instructions again. After the Page Program cycle has finished the Write Enable Latch (WEL) bit
in the Status Register is cleared to 0. The Page Program instruction will not be executed if the
addressed page is protected by the Block Protect (BP2, BP1, BP0) bits (see Write Protection
Operation table).
Figure 10. Page Program Instruction Sequence Diagram
相關(guān)PDF資料
PDF描述
W25P80-VSFI-G 8M X 1 FLASH 2.7V PROM, PDSO16
W25Q16VSFIG 2M X 8 SPI BUS SERIAL EEPROM, PDSO16
W25Q32DWZPIP 256K X 16 SPI BUS SERIAL EEPROM, 7.5 ns, PDSO8
W25Q80VZPIG 1M X 8 SPI BUS SERIAL EEPROM, DSO8
W25X16AVDAIZ 2M X 8 FLASH 2.7V PROM, PDIP8
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25B40 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M-BIT SERIAL FLASH MEMORY WITH BOOT AND PARAMETER SECTORS
W25B40A 制造商:WINBOND 制造商全稱:Winbond 功能描述:4M-BIT SERIAL FLASH MEMORY WITH BOOT AND PARAMETER SECTORS
W25B40AVSNIG 功能描述:IC FLASH 4MBIT 40MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:SpiFlash® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
W25B40AVSNIG T&R 功能描述:IC FLASH 4MBIT 40MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:SpiFlash® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
W25B40VSNIG 功能描述:IC FLASH 4MBIT 40MHZ 8SOIC RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:SpiFlash® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2