- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄20614 > USB-EA-CONVZ (Analog Devices Inc)SUPPORT BOARD ADUC8XX PDF資料下載
參數(shù)資料
| 型號(hào)： | USB-EA-CONVZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 36/68頁 |
| 文件大小： | 0K |
| 描述： | SUPPORT BOARD ADUC8XX |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 仿真器 |
| 適用于相關(guān)產(chǎn)品： | ADuC8xx |
| 所含物品： | 模塊 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁當(dāng)前第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁
REV. B
ADuC824
–41–
USER INTERFACE TO OTHER ON-CHIP ADuC824
PERIPHERALS
The following section gives a brief overview of the various peripher-
als also available on-chip. A summary of the SFRs used to control
and configure these peripherals is also given.
DAC
The ADuC824 incorporates a 12-bit, voltage output DAC on-chip.
It has a rail-to-rail voltage output buffer capable of driving
10 k
/100 pF. It has two selectable ranges, 0 V to V
REF (the inter-
nal bandgap 2.5 V reference) and 0 V to AVDD. It can operate in
12-bit or 8-bit mode. The DAC has a control register, DACCON,
and two data registers, DACH/L. The DAC output can be
programmed to appear at Pin 3 or Pin 12. It should be noted
that in 12-bit mode, the DAC voltage output will be updated as
soon as the DACL data SFR has been written; therefore, the DAC
data register should be updated as DACH first followed by DACL.
DACH/L
DAC Data Register
Function
DAC Data Registers, written by user to update the DAC output.
SFR Address
DACL (DAC Data Low Byte) –>FBH
DACH (DAC Data High Byte) –>FCH
Power-On Default Value
00H
–>Both Registers
Bit Addressable
No
–>Both Registers
The 12-bit DAC data should be written into DACH/L right-justified such that DACL contains the lower eight bits, and the lower
nibble of DACH contains the upper four bits.
DACCON
DAC Control Register
SFR Address
FDH
Power-On Default Value
00H
Bit Addressable
No
Table XVI. DACCON SFR Bit Designations
Bit
Name
Description
7
—
Reserved for Future Use
6
—
Reserved for Future Use
5
—
Reserved for Future Use
4
DACPIN
DAC Output Pin Select
Set by user to direct the DAC output to Pin 12 (P1.7/AIN4/DAC).
Cleared by user to direct the DAC output to Pin 3 (P1.2/DAC/IEXC1).
3
DAC8
DAC 8-Bit Mode Bit
Set by user to enable 8-bit DAC operation. In this mode the 8-bits in DACL SFR are routed to the
Cleared by user to operate the DAC in its normal 12-bit mode of operation.
2
DACRN
DAC Output Range Bit
Set by user to configure DAC range of 0 –AVDD.
Cleared by user to configure DAC range 0 – 2.5 V.
1
DACCLR
DAC Clear Bit
Set to ‘1’ by user to enable normal DAC operation.
Cleared to ‘0’ by used to reset DAC data registers DAC1/H to zero.
0
DACEN
DAC Enable Bit
Set to ‘1’ by user to enable normal DAC operation.
Cleared to ‘0’ by used to power-down the DAC.
———
DACPIN
DAC8
DACRN
DACCLR
DACEN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| RGP10KE-E3/54 | DIODE GPP 1A 800V 500NS DO-41 |
| A7NXB-1506G | CABLE D-SUB - AMN15B/AE15G/X |
| C1005C0G1H470J | CAP CER 47PF 50V 5% NP0 0402 |
| SLF6045T-220M1R1-3PF | INDUCTOR POWER 22UH 1.1A SMD |
| GBM12DRTI-S13 | CONN EDGECARD 24POS .156 EXTEND |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| USB-ETH ADAPTER | 制造商:DANAHER - FLUKE 功能描述:USB TO 10/100MBPS ETHERNET ADAPTER |
| USB-ETHERNET-AX88772B | 制造商:Olimex 功能描述:USB ETH ADAPTOR OLINUXINO |
| USB-EVAL | 功能描述:界面開發(fā)工具 USB products evalua- tion board unpopultd RoHS:否 制造商:Bourns 產(chǎn)品:Evaluation Boards 類型:RS-485 工具用于評(píng)估:ADM3485E 接口類型:RS-485 工作電源電壓:3.3 V |
| USBEX02 | 制造商:Distributed By MCM 功能描述:15' USB 2.0 Active Extension Cable |
| USBEXT-150 | 制造商:DigitHead Inc 功能描述:USB EXTENDER 150' |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。