
2
–
24
2.7.2.3 Latency
PHI accesses to indirect addresses 00h
–
8Fh require special consideration due to response latencies of up to 64
μ
s
for these addresses. Latency occurs between steps 1 and 2 for a read operation, and following step 2 for a write
operation. To avoid violating PHI cycle time requirements the host can poll the cycle complete bit in the PHI status
register following step 1 for a read or step 2 for a write. Alternatively, the cycle complete enable bit in the interrupt
enable register (indirect address C1h) can be set to generate an interrupt for the host when an access has been
completed.
PHI accesses to indirect addresses 90h
–
CFh occur with minimal latency and interrupts will not be generated for the
completion of access cycles to these addresses.
2.7.2.4 VBI FIFO
The VBI FIFO containing sliced VBI data can be read directly by the PHI host.
Step 1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Read VBI FIFO
1
0
Data from FIFO
2.7.2.5 Interrupt Status Register A
Interrupt status register A provides the host with information regarding the source of an interrupt. After an interrupt
condition is set, it can be reset by writing a 1 to the appropriate bit in interrupt status register A. Section 2.12.51
contains a description of interrupt status register A.
Step 1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Access status/interrupt register
1
1
Data to/from interrupt status register A
2.7.2.6 Microprocessor Start by PHI
After hardware reset, the register 7Fh must be written with any data in order to start an operation of the TVP5145
device.
Write indirect register
Step 1
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write register address
0
0
0
1
1
1
1
1
1
1
Write to microprocessor start address = 7Fh
Step 2
A1
A0
D7
D6
D5
D4
D3
D2
D1
D0
Write register data
0
1
Data to register
Any data written to 7Fh will start the TVP5145 device.
2.8
VBI Data Processor
The TVP5145 VBI data processor (VDP) slices various data services like teletext (WST, NABST), closed caption
(CC), wide screen signaling (WSS), VITC, and VPS. These services are acquired by programming the VDP to enable
a standard(s) in the vertical blank interval. The results are stored in a FIFO and/or registers. The teletext results are
stored in a FIFO only.
Table 2
–
6 lists a summary of the types of vertical blank interval data supported according to the video standard. It
supports both square pixel and ITU
–
R BT.601 sampling for each standard. The total of 26 standard modes and
2 custom modes are currently supported. One configuration for a standard mode consists of 15 bytes of data plus
1 fill byte. The custom modes are specified by the configuration data (in configuration RAM) when stored in the
locations that are designated as custom.