
www.ti.com
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
3.5.6.8
PWM, RGB888, and GPIO Pin Multiplexing
Table 3-29
shows the PWM0/1/2 pin multiplexing. Each PWM output is independently controlled by its
own enable bit. The PWM function has priority over RGB888 muxing (see
Section 3.5.6.3
).
Table 3-29. PWM0/1/2, RGB888, and GPIO Pin Multiplexing
PINMUX1 REGISTER BIT FIELDS
MULTIPLEXED PINS
PWM1/
PWM2/
B2/
GPIO[47]
GPIO[47]
B2
-
-
PWM2
PWM0/
GPIO[45]
PWM2
PWM1
PWM0
RGB888
R2/
GPIO[46]
GPIO[46]
R2
-
PWM1
-
0
0
-
-
1
0
0
-
1
-
0
0
1
-
-
0
1
-
-
-
GPIO[45]
GPIO[45]
PWM0
-
-
3.5.6.9
UART, ATA, and GPIO Pin Multiplexing
Each UART has independent pin multiplexing control bits in the PINMUX1 register.
Setting the UART1 bit enables UART1 transmit and receive pin functionality. Since these are shared with
the ATA DMA handshake signals, enabling UART1 effectively disables the ATA DMA mode. However,
ATA PIO mode is still supported with UART1 enabled. This is shown in
Table 3-30
. If the ATA module is
not enabled, the pins are always configured for use by UART1.
Table 3-30. UART1 and ATA Pin Multiplexing
PINMUX0 AND PINMUX1 REGISTER
BIT FIELDS
MULTIPLEXED PINS
UART_TXD1/
DMACK
UART_TXD1
DMACK
UART_TXD1
UART_RXD1/
DMARQ
UART_RXD1
DMARQ
UART_RXD1
ATAEN
UART1
0
1
1
-
0
1
As
Table 3-31
shows, the UART0 pins are configurable for either UART0 transmit and receive data
functions or for GPIO.
Table 3-31. UART0 and GPIO Pin Multiplexing
PINMUX1 REGISTER BIT
FIELD
MULTIPLEXED PINS
UART_TXD0/
GPIO[36]
GPIO[36]
UART_TXD0
UART_RXD0/
GPIO[35]
GPIO[35]
UART_RXD0
UART0
0
1
3.5.6.10
HPI and EMIFA/ATA Pin Multiplexing
When the HPIEN bit is set, the HPI module is given control of most of the EMIFA/ATA control pins as well
as the EMIFA/ATA data bus.
Table 3-32
shows which pins the HPI controls. HPIEN is set to 1 when the
state of the BTSEL[1:0] pins = 10 is latched at the rising edge of reset. Also, this bit can be manipulated
after reset by software. When the ATAEN bit is set and HPIEN is 0, the ATA mode of operation for pins
shared with the HPI is available. EMIFA mode functionality for the shared HPI pins is set when both
HPIEN and ATAEN are '0'.
Device Configurations
78
Submit Documentation Feedback