
www.ti.com
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Table 2-25. HPI Terminal Functions
SIGNAL
NAME
TYPE
(1)
OTHER
(2)(3)
DESCRIPTION
NO.
Host-Port Interface (HPI)
For EMIFA, this pin is Chip Select 3 output.
In HPI mode this pin must be pulled high via an external 10-k
resistor.
EM_CS3
B1
I/O/Z
DV
DD18
EM_BA[0]/
DA0/
HINT
EM_A[0]/
DA2/
HCNTL1/
GPIO53
This pin is multiplexed between EMIFA, ATA/CF, and HPI.
In HPI mode, it is the host interrupt output HINT.
J3
I/O/Z
DV
DD18
This pin is multiplexed between EMIFA, ATA/CF, HPI, and GPIO.
For HPI, it is control input HCNTL1. The state of HCNTL1 and HCNTL0 determine
if address, data, or control information is being transmitted between an external
host and DM644X.
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), and HPI.
In HPI mode, it is control input HCNTL0. The state of HCNTL1 and HCNTL0
determine if address, data, or control information is being transmitted between an
external host and DM644X.
J4
I/O/Z
DV
DD18
EM_A[2]/
(CLE)/
HCNTL0
J1
I/O/Z
DV
DD18
EM_A[1]/
(ALE)/
HHWIL
EM_R/W/
INTRQ/
HR/W
EM_CS2/
HCS
EM_WE
(WE)
(IOWR)/
DIOW/
HDS2
EM_OE/
(RE)/
(IORD)/
DIOR/
HDS1
EM_WAIT/
(RDY/BSY)/
IORDY/
HRDY
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), and HPI.
In HPI mode, it is Half-word identification input HHWIL.
J2
I/O/Z
DV
DD18
This pin is multiplexed between EMIFA, ATA/CF, and HPI.
For HPI, it is the Host Read Write input HR/W. This signal is active high for reads
and low for writes.
This pin is multiplexed between EMIFA and HPI.
In HPI mode, this pin is HPI Active Low Chip Select input HCS.
G3
I/O/Z
DV
DD18
C2
I/O/Z
DV
DD18
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.
For HPI, it is data strobe 2 input HDS2.
G2
I/O/Z
DV
DD18
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.
For HPI, it is data strobe 1 input HDS1.
H4
I/O/Z
DV
DD18
IPU
DV
DD18
This pin is multiplexed between EMIFA (NAND/SmartMedia/xD), ATA/CF, and HPI.
For HPI, it is ready output HRDY.
F1
I/O/Z
(1)
(2)
(3)
IPD = Internal pulldown, IPU = Internal pullup. (To pull up a signal to the opposite supply rail, a 1-k
resistor should be used.)
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal
Specifies the operating I/O supply voltage for each signal
Submit Documentation Feedback
Device Overview
49