
www.ti.com
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Table 6-30. DM6443 EDMA Registers
(continued)
HEX ADDRESS
0x01c0 0360 - 0x01c0 037C
0x01c0 0380
0x01c0 0384
0x01c0 0388
0x01c0 038C
0x01c0 0390 - 0x01c0 039C
0x01c0 0400
0x01c0 0404
0x01c0 0408
0x01c0 040C
0x01c0 0410
0x01c0 0414
0x01c0 0418
0x01c0 041C
0x01c0 0420
0x01c0 0424
0x01c0 0428
0x01c0 042C
0x01c0 0430
0x01c0 0434
0x01c0 0438
0x01c0 043C
0x01c0 0440
0x01c0 0444
0x01c0 0448
0x01c0 044C
0x01c0 0450
0x01c0 0454
0x01c0 0458
0x01c0 045C
0x01c0 0460
0x01c0 0464
0x01c0 0468
0x01c0 046C
0x01c0 0470
0x01c0 0474
0x01c0 0478
0x01c0 047C
0x01c0 0480 - 0x01c0 05FF
0x01c0 0600
0x01c0 0604
0x01c0 0608 - 0x01c0 061F
0x01c0 0620
0x01c0 0624
0x01c0 0640
0x01c0 0644 - 0x01c0 0FFF
ACRONYM
–
QRAE0
QRAE1
QRAE2
QRAE3
–
Q0E0
Q0E1
Q0E2
Q0E3
Q0E4
Q0E5
Q0E6
Q0E7
Q0E8
Q0E9
Q0E10
Q0E11
Q0E12
Q0E13
Q0E14
Q0E15
Q1E0
Q1E1
Q1E2
Q1E3
Q1E4
Q1E5
Q1E6
Q1E7
Q1E8
Q1E9
Q1E10
Q1E11
Q1E12
Q1E13
Q1E14
Q1E15
REGISTER NAME
Reserved
QDMA Region Access Enable Register for Region 0
QDMA Region Access Enable Register for Region 1
QDMA Region Access Enable Register for Region 2
QDMA Region Access Enable Register for Region 3
Reserved
Event Q0 Entry 0 Register
Event Q0 Entry 1 Register
Event Q0 Entry 2 Register
Event Q0 Entry 3 Register
Event Q0 Entry 4 Register
Event Q0 Entry 5 Register
Event Q0 Entry 6 Register
Event Q0 Entry 7 Register
Event Q0 Entry 8 Register
Event Q0 Entry 9 Register
Event Q0 Entry 10 Register
Event Q0 Entry 11 Register
Event Q0 Entry 12 Register
Event Q0 Entry 13 Register
Event Q0 Entry 14 Register
Event Q0 Entry 15 Register
Event Q1 Entry 0 Register
Event Q1 Entry 1 Register
Event Q1 Entry 2 Register
Event Q1 Entry 3 Register
Event Q1 Entry 4 Register
Event Q1 Entry 5 Register
Event Q1 Entry 6 Register
Event Q1 Entry 7 Register
Event Q1 Entry 8 Register
Event Q1 Entry 9 Register
Event Q1 Entry 10 Register
Event Q1 Entry 11 Register
Event Q1 Entry 12 Register
Event Q1 Entry 13 Register
Event Q1 Entry 14 Register
Event Q1 Entry 15 Register
Reserved
Queue 0 Status Register
Queue 1 Status Register
Reserved
Queue Watermark Threshold A Register for Q[3:0]
Reserved
EDMA3CC Status Register
Reserved
QSTAT0
QSTAT1
QWMTHRA
–
CCSTAT
Peripheral and Electrical Specifications
124
Submit Documentation Feedback