
www.ti.com
3.5.6
Pin Multiplexing Register Field Details
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Figure 3-8. PINMUX1 Register
(1)(2)
31
19
18
17
16
RESERVED
TIMIN
CLK1
CLK0
R-0000 0000 0000 0
R/W-0
R/W-0
R/W-0
15
11
10
9
8
7
6
5
4
3
2
1
0
RESERVED
ASP
RSV
SPI
I2C
PWM2
PWM1
PWM0
U2FLO
UART2
UART1
UART0
R-0000 0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
LEGEND: R/W = Read/Write; R = Read only; -
n
= value after reset
(1)
(2)
For proper DM6443 device operation,
always
write a value of '0' to RSV bit 9.
Following device power up or reset to enable the UART2 and UART2 flow control, a value of '1' must be written to the UART2 and
U2FLO bits (bits 2 and 3, respectively).
Table 3-15. PINMUX1 Register Description
Name
TIMIN
CLK1
CLK0
ASP
SPI
I2C
PWM2
PWM1
PWM0
U2FLO
UART2
UART1
UART0
Description
Enable TIM_IN function on default GPIO[49] pin
Enable CLK_OUT1 function on default GPIO[49] pin
Enable CLK_OUT0 function on default GPIO[48] pin
Enable ASP function on default GPIO[29:34] pins
Enable SPI function on default GPIO[37,39:42] pins
Enable I2C function on default GPIO[43:44] pins
Enable PWM2 function on default GPIO[47] pin
Enable PWM1 function on default GPIO[46] pin
Enable PWM0 function on default GPIO[45] pin
Enable UART2 flow control function on default disabled
Enable UART2 function on default disabled
Enable UART1 function on shared ATA (CF) DMACK, DMARQ pins
Enable UART0 function on default GPIO[35:36] pins
The bit fields for various pin multiplexing options within the PINMUX0 and PINMUX1 registers are
described in the following sections.
3.5.6.1
EMAC and GPIO3V Pin Multiplexing
The EMAC pin functions are selected as shown in
Table 3-16
. The functionality for each of the individual
pins affected by the PINMUX0 field settings is given in
Table 3-17
.
Table 3-16. EMAC and GPIO3V Pin Multiplexing Control
EMACEN
0
1
PIN FUNCTIONALITY SELECTED
GPIO3V
EMAC
Table 3-17. EMAC and GPIO3V Multiplexed Pins
GPIO
GPIO3V[0]
GPIO3V[1]
GPIO3V[2]
GPIO3V[3]
EMAC
TXEN
TXCLK
COL
TXD[0]
Device Configurations
72
Submit Documentation Feedback