
www.ti.com
P
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
Table 3-7. User-Select Multiplier Fastboot Modes (FASTBOOT = 1, AEM[2:0] = 000b, 011b, 100b, or 101b)
DEVICE BOOT AND
CONFIGURATION PINS
PLLC1 CLOCK SETTING AT BOOT
DM6437 DMP
(Master/Slave)
DSPBOOTADDR
(DEFAULT)
(1)
BOOT DESCRIPTION
(1)
DEVICE
FREQUENCY
(SYSCLK1)
PLL
CLKDIV1 DOMAIN
(SYSCLK1 DIVIDER)
BOOTMODE[3:0]
PCIEN
MODE
(2)
0000
0 or 1
No Boot (Emulation Boot)
Master
Bypass
/1
CLKIN
0x0010 0000
0
Reserved
–
–
–
–
–
0001
PCI Boot without Auto
Initialization
1
Slave
Table 3-8
/2
Table 3-8
0x0010 0000
0
HPI Boot
Slave
Table 3-8
/2
Table 3-8
0x0010 0000
0010
PCI Boot with Auto
Initialization
1
Slave
Table 3-8
/2
Table 3-8
0x0010 0000
0011
0 or 1
Reserved
–
–
–
–
–
EMIFA ROM FASTBOOT
with AIS
0100
0 or 1
Master
Table 3-8
/2
Table 3-8
0x0010 0000
I2C Boot
[FAST MODE]
(3)
0101
0 or 1
Master
Table 3-8
/2
Table 3-8
0x0010 0000
16-bit SPI Boot
[McBSP0]
0110
0 or 1
Master
Table 3-8
/2
Table 3-8
0x0010 0000
0111
0 or 1
NAND Flash Boot
Master
Table 3-8
/2
Table 3-8
0x0010 0000
UART Boot without
Hardware Flow Control
[UART0]
1000
0 or 1
Master
Table 3-8
/2
Table 3-8
0x0010 0000
EMIFA ROM FASTBOOT
without AIS
1001
0 or 1
Master
Table 3-8
/2
Table 3-8
–
1010
0 or 1
Reserved
–
–
–
–
–
1011
0 or 1
Reserved
–
–
–
–
–
1100
0 or 1
Reserved
–
–
–
–
–
1101
0 or 1
Reserved
–
–
–
–
–
UART Boot with
Hardware Flow Control
[UART0]
1110
0 or 1
Master
Table 3-8
/2
Table 3-8
0x0010 0000
1111
0 or 1
Reserved
–
–
–
–
–
(1)
For all boot modes that default to DSPBOOTADDR = 0x0010 0000, the bootloader code disables all C64x+ cache (L2, L1P, and L1D)
so that upon exit from the bootloader code, all C64x+ memories are configured as all RAM. If cache use is required, the application
code must explicitly enable the cache. For more information on the bootloader, see the
Using the TMS320DM643x Bootloader
Application Report (literature number
SPRAAG0
).
Any
supported
PLL MODE is available. [See
Table 3-8
for supported DM6437 PLL MODE options].
I2C Boot (BOOTMODE[3:0] = 0101b) is
only
available if the MXI/CLKIN frequency is between 21 MHz to 30 MHz. I2C Boot is
not
available for MXI/CLKIN frequencies less than 21 MHz.
(2)
(3)
Table 3-8. PLL Multiplier Selection (PLLMS[2:0]) in User-Select Multiplier Fastboot Modes
(FASTBOOT = 1; AEM[2:0] = 000b, 011b, 100b, or 101b)
DEVICE BOOT AND
CONFIGURATION PINS
PLLC1 CLOCK SETTING AT BOOT
CLKDIV1 DOMAIN
(SYSCLK1 DIVIDER)
/2
/2
/2
/2
/2
/2
/2
/2
PLLMS[2:0]
PLL MODE
DEVICE FREQUENCY (SYSCLK1)
000
001
010
011
100
101
110
111
x20
x15
x16
x18
x22
x25
x27
x30
CLKIN x20 / 2
CLKIN x15 / 2
CLKIN x16 / 2
CLKIN x18 / 2
CLKIN x22 / 2
CLKIN x25 / 2
CLKIN x27 / 2
CLKIN x30 / 2
Device Configurations
86
Submit Documentation Feedback