
www.ti.com
P
3.7 Multiplexed Pin Configurations
TMS320DM6437
Digital Media Processor
SPRS345B–NOVEMBER 2006–REVISED MARCH 2007
3.6.2.3
EDMA TC Configuration Register (EDMATCCFG)
The EDMA Transfer Controller Configuration (EDMATCCFG) register configures the default burst size
(DBS) for EDMA TC0, EDMA TC1, and EDMA TC2. For more information on the correct usage of DBS,
see the
TMS320DM643x DMP Enhanced Direct Memory Access (EDMA) Controller
User's Guide
(literature number
SPRU987
).
The user should only modify this register once during device
initialization and when the corresponding EDMA TC is not in use
.
31
16
RESERVED
R-0000 0000 0000 0000
15
6
5
TC2DBS
4
3
TC1DBS
2
1
TC0DBS
0
RESERVED
R-0000 0000 00
R/W-10
R/W-01
R/W-00
LEGEND: R = Read; W = Write; -
n
= value after reset
Figure 3-10. EDMA TC Configuration Register (EDMATCCFG)
Table 3-18. EDMATCCFG Description
Bit
31:6
Field
RESERVED Reserved. Read-Only, writes have no effect.
EDMA TC2 Default Burst Size
00 = 16 byte
01 = 32 byte
10 = 64 byte (
default
)
TC2DBS
11= reserved
Description
5:4
EDMA TC2 is intended for PCI or miscellaneous transfers.
TC2 FIFO size is 128 bytes, regardless of Default Burst Size setting.
EDMA TC1 Default Burst Size
00 = 16 byte
01 = 32 byte (
default
)
10 = 64 byte
11 = reserved
3:2
TC1DBS
EDMA TC1 is intended for high throughput bulk transfers.
TC1 FIFO size is 256 bytes, regardless of Default Burst Size setting.
EDMA TC0 Default Burst Size
00 = 16 byte (
default
)
01 = 32 byte
10 = 64 byte
11 = reserved
1:0
TC0DBS
EDMA TC0 is intended for short burst transfers with stringent deadlines (e.g., McBSP, McASP).
TC0 FIFO size is 128 bytes, regardless of Default Burst Size setting.
DM6437 makes extensive use of pin multiplexing to accommodate a large number of peripheral functions
in the smallest possible package, providing ultimate flexibility for end applications.
The Pin Multiplex Registers PINMUX0 and PINMUX1 in the System Module are responsible for controlling
all pin multiplexing functions on the DM6437. The default setting of some of the PINMUX0 and PINMUX1
bit fields are configured by configuration pins latched at reset (see
Section 3.5.1
,
Device and Peripheral
Configurations at Device Reset
). After reset, software may program the PINMUX0 and PINMUX1 registers
to switch pin functionalities.
The following peripherals have multiplexed pins: VPSS (VPFE/VPBE), EMIFA, PCI, HPI, VLYNQ, EMAC,
McASP0, McBSP0, McBSP1, PWM0, PWM1, PWM2, Timer0, Timer1, UART0, UART1, HECC, and GPIO.
Submit Documentation Feedback
Device Configurations
101