參數(shù)資料
型號： TMSC6701
廠商： Texas Instruments, Inc.
元件分類： 數(shù)字信號處理
英文描述： FLOATING POINT DIGITAL SIGNAL PROCESSOR
中文描述： 浮點數(shù)字信號處理器
文件頁數(shù)： 53/64頁
文件大小： 862K
代理商： TMSC6701
SPRS067E – MAY 1998 – REVISED MAY 2000
53
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)
timing requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0
(see Figure 33)
NO.
’C6701-120
’C6701-150
’C6701-167
UNIT
MASTER
MIN
SLAVE
MIN
MAX
MAX
4
tsu(DRV-CKXL)
th(CKXL-DRV)
Setup time, DR valid before CLKX low
12
2 – 3P
ns
5
Hold time, DR valid after CLKX low
4
5 + 6P
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
switching characteristics for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0
(see Figure 33)
NO.
PARAMETER
’C6701-120
’C6701-150
’C6701-167
UNIT
MASTER§
MIN
SLAVE
MIN
MAX
MAX
1
th(CKXL-FXL)
td(FXL-CKXH)
td(CKXH-DXV)
Hold time, FSX low after CLKX low
Delay time, FSX low to CLKX high#
T – 4
T + 4
ns
2
L – 4
L + 4
ns
3
Delay time, CLKX high to DX valid
–4
4
3P + 1
5P + 17
ns
6
tdis(CKXL-DXHZ)
Disable time, DX high impedance following last data bit from
CLKX low
L – 2
L + 3
ns
7
tdis(FXH-DXHZ)
Disable time, DX high impedance following last data bit from FSX
high
P + 4
3P + 17
ns
8
td(FXL-DXV)
Delay time, FSX low to DX valid
2P + 1
4P + 13
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 167 MHz, use P = 6 ns.
For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.
§S =
sample rate generator input clock = P if CLKSM = 1 (P = 1/CPU clock frequency)
=
sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)
T =
CLKX period = (1 + CLKGDV) * S
H =
CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
L =
CLKX low pulse width
= (CLKGDV/2) * S if CLKGDV is even
= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero
FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX
and FSR is inverted before being used internally.
CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP
CLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP
#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of the master clock
(CLKX).
相關(guān)PDF資料
PDF描述
TMSH XC1800 Series of In-System Programmable Configuration PROMs
TMSS XC1800 Series of In-System Programmable Configuration PROMs
TMX320C6412GNZ Signal Processor
TMX320VC5421 DIGITAL SIGNAL PROCESSOR
TMX320VC5509AGHH TMS320VC5509A Fixed-Point Digital Signal Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMSC6701GJC16719V 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Point DSPs TMS320 Platform RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMSC6727BZDH350TAN 制造商:Texas Instruments 功能描述:
TMS-CCUV-SLEEVE-10-X-32MM 功能描述:HEAT SHRINK SLEEVE RoHS:是 類別:線纜，導(dǎo)線 - 管理 >> 標(biāo)簽，標(biāo)記 系列:TMS-CCUV 標(biāo)準(zhǔn)包裝:250 系列:CM-SCE 標(biāo)簽類型:標(biāo)準(zhǔn) 標(biāo)簽尺寸:2.00" x 0.25"（50.8mm x 6.4mm） 顏色:白 材質(zhì):聚烯烴 適用于相關(guān)產(chǎn)品:點陣打印機(jī) 包裝:* 工作溫度:-55°C ~ 135°C 其它名稱:A105291CM-SCE-TP-1/4-4H-9
TMS-CCUV-SLEEVE-1-X-65MM 功能描述:電線鑒定 TMS-CCUV-SLEEVE-1-X-65MM RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in
TMS-CCUV-SLEEVE-21 功能描述:電線鑒定 TMS-CCUV-SLEEVE-21 RoHS:否 制造商:TE Connectivity / Q-Cees 產(chǎn)品:Labels and Signs 類型: 材料:Vinyl 顏色:Blue 寬度:0.625 in 長度:1 in
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*