
Electrical Specifications
131
March 2004 Revised October 2004
SGUS051A
Lead 1
Active
Trail
XCLKOUT = XTIMCLK
XCLKOUT = 1/2 XTIMCLK
XA[0:18]
XD[0:15]
XREADY(Asynch)
td(XCOHL-XWEH)
td(XCOHL-XZCSH)
td(XCOH-XA)
WS (Asynch)
XZCS0AND1, XZCS2,
XZCS6AND7
XRD
XWE
XR/W
td(XCOH-XZCSL)
NOTES: A. All XINTF accesses (lead period) begin on the rising edge of XCLKOUT. When necessary, the device will insert an
alignment cycle before an access to meet this requirement.
B. During alignment cycles, all signals will transition to their inactive state.
C. During inactive cycles, the XINTF address bus will always hold the last address put out on the bus. This includes
alignment cycles.
D. For each sample, setup time from the beginning of the access can be calculated as:
D = (XWRLEAD + XWRACTIVE 3 + n) tc(XTIM) tsu(XRDYasynchL)XCOHL
where n is the sample number: n = 1, 2, 3 and so forth.
E. Reference for the first sample is with respect to this point
E = (XWRLEAD + XWRACTIVE 2) tc(XTIM)
td(XCOH-XRNWL)
td(XCOHL-XRNWH)
ten(XD)XWEL
th(XD)XWEH
th(XRDYasynchL)
DOUT
tdis(XD)XRNW
th(XRDYasynchH)XZCSH
See Note E
See Note D
= Don’t care. Signal can be high or low during this time.
Legend:
tsu(XRDYasynchL)XCOHL
tsu(XRDYasynchH)XCOHL
td(XWEL-XD)
td(XCOHL-XWEL)
te(XRDYasynchH)
Figure 634. Write With Asynchronous XREADY Access
XTIMING register parameters used for this example:
XRDLEAD
XRDACTIVE
XRDTRAIL
USEREADY
X2TIMING
XWRLEAD
XWRACTIVE
XWRTRAIL
READYMODE
N/A
N/A
N/A
1
0
≥
1
3
≥
1
1 = XREADY
(Asynch)
N/A = “Don’t care” for this example