參數(shù)資料
型號(hào): TE28F640P30B85
廠商: INTEL CORP
元件分類: DRAM
英文描述: Intel StrataFlash Embedded Memory
中文描述: 4M X 16 FLASH 1.8V PROM, 85 ns, PDSO56
封裝: 14 X 20 MM, TSOP-56
文件頁(yè)數(shù): 37/102頁(yè)
文件大?。?/td> 1609K
代理商: TE28F640P30B85
1-Gbit P30 Family
Datasheet
Intel StrataFlash
Embedded Memory (P30)
Order Number: 306666, Revision: 001
April 2005
37
R101
t
AVVH
Address setup to ADV# high
10
-
ns
1
R102
t
ELVH
CE# low to ADV# high
10
-
ns
R103
t
VLQV
ADV# low to output valid
Vcc = 1.8 V
– 2.0 V
-
85
ns
Vcc = 1.7 V
– 2.0 V
-
88
R104
t
VLVH
ADV# pulse width low
10
-
ns
R105
t
VHVL
ADV# pulse width high
10
-
ns
R106
t
VHAX
Address hold from ADV# high
9
-
ns
1,4
R108
t
APA
Page address access
-
25
ns
1
R111
t
phvh
RST# high to ADV# high
30
-
ns
Clock Specifications
R200
f
CLK
CLK frequency
-
40
MHz
1,3,6
R201
t
CLK
CLK period
25
-
ns
R202
t
CH/CL
CLK high/low time
5
-
ns
R203
t
FCLK/RCLK
CLK fall/rise time
-
3
ns
Synchronous Specifications
R301
t
AVCH/L
Address setup to CLK
9
-
ns
1
R302
t
VLCH/L
ADV# low setup to CLK
9
-
ns
R303
t
ELCH/L
CE# low setup to CLK
9
-
ns
R304
t
CHQV
/ t
CLQV
CLK to output valid
-
20
ns
R305
t
CHQX
Output hold from CLK
3
-
ns
1,5
R306
t
CHAX
Address hold from CLK
10
-
ns
1,4,5
R307
t
CHTV
CLK to WAIT valid
-
20
ns
1,5
R311
t
CHVL
CLK Valid to ADV# Setup
3
-
ns
1
R312
t
CHTX
WAIT Hold from CLK
3
-
ns
1,5
NOTES:
1.
See
Figure 13, “AC Input/Output Reference Waveform” on page 33
for timing measurements and max allowable input
slew rate.
OE# may be delayed by up to t
ELQV
– t
GLQV
after CE#’s falling edge without impact to t
ELQV
.
Sampled, not 100% tested.
Address hold in synchronous burst mode is t
or t
VHAX
, whichever timing specification is satisfied first.
Applies only to subsequent synchronous reads.
See your local Intel representative for designs requiring higher than 40 MHz synchronous operation.
2.
3.
4.
5.
6.
Table 17.
AC Read Specifications for 256/512-Mbit and 1-Gbit Densities (Sheet 2 of 2)
Num
Symbol
Parameter
Speed
Min
Max
Unit
Notes
相關(guān)PDF資料
PDF描述
TE28F640P30T85 Intel StrataFlash Embedded Memory
TE28F128P30B85 Intel StrataFlash Embedded Memory
TE28F160B3-B120 SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
TE28F800B3-B120 SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
TE28F400B3-B120 SMART 3 ADVANCED BOOT BLOCK WORD-WIDE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TE28F640P30B85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA(6x8) 包裝:帶卷 (TR)
TE28F640P30T85 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:Intel StrataFlash Embedded Memory
TE28F640P30T85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 標(biāo)準(zhǔn)包裝:3,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:32K (4K x 8) 速度:100kHz,400kHz 接口:I²C,2 線串口 電源電壓:2.5 V ~ 5.5 V 工作溫度:-40°C ~ 125°C 封裝/外殼:8-SOIC(0.154",3.90mm 寬) 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) 其它名稱:CAV24C32WE-GT3OSTR
TE28F640P33B85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 標(biāo)準(zhǔn)包裝:2,000 系列:MoBL® 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:SRAM - 異步 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:45ns 接口:并聯(lián) 電源電壓:2.2 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-VFBGA 供應(yīng)商設(shè)備封裝:48-VFBGA(6x8) 包裝:帶卷 (TR)
TE28F640P33T85A 功能描述:IC FLASH 64MBIT 85NS 56TSOP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:StrataFlash™ 標(biāo)準(zhǔn)包裝:2,500 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類型:EEPROM 存儲(chǔ)容量:1K (128 x 8) 速度:100kHz 接口:UNI/O?(單線) 電源電壓:1.8 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-MSOP 包裝:帶卷 (TR)