參數(shù)資料
型號(hào)： TDA1373H
廠商： NXP SEMICONDUCTORS
元件分類： 消費(fèi)家電
英文描述： General Digital Input GDIN
中文描述： SPECIALTY CONSUMER CIRCUIT, PQFP64
封裝： 14 X 20 MM, 2.70 MM HEIGHT, PLASTIC, SOT-319-1, QFP-64
文件頁(yè)數(shù)： 18/40頁(yè)
文件大?。?/td> 308K
代理商： TDA1373H
1996 Jul 17
18
Philips Semiconductors
Product specification
General Digital Input (GDIN)
TDA1373H
I
N
-
BAND
N
OISE
S
HAPING
(INS)
The standard 20-bit output word length can be reduced to
16 or 18 bits to match digital consumer equipment.
Normally 16 bit output re-quantization at audio-band
sample rates drops the signal-to-noise ratio (S/N)
inevitably to 95 dB, because of the re-quantization noise at
98 dB.
It is possible however to shape the re-quantization noise in
a psycho-acoustical way. This reduces the re-quantization
noise at the frequencies where the human ear is most
sensitive and stores the bulk of re-quantization noise at
high frequencies, where the human ear is quite insensitive.
The In-band Noise Shaping function (to 16 or 18 bits)
results in a subjective quality improvement of about 2 bits
below the actual quantization level.
It is also possible to re-quantize the 20 bit output to 16 bits
without noise shaping but by a simple rounding operation.
Table 5 gives an overview of the 4 possible settings.
Table 5
Selectable output word lengths
Note
1.
INS = In-band Noise Shaping.
B
ITSTREAM DIGITAL FILTER
The Bitstream digital filter generates a Bitstream signal
which should be filtered by a Bitstream DAC
(e.g. TDA1547) to become a high-quality analog signal.
The input for this block can be selected from the output of
the up-sample path or directly from serial input DI2. In this
case, the input signal applied to DI2 should be externally
oversampled to 4f
so
and further oversampling will be
carried out by the hold function. The Bitstream signal has
a frequency of 128f
so
(SRC and SLAVE modes) or 192f
so
(AD/DA mode).
To prevent idle patterns in the audio band, it is strongly
advised to add out-of-band dither by setting
control bit NSD.
D
IGITAL
PLL
The digital PLL controls the variable hold function which
steers the actual SRC process. An adaptive loop filter
QU1
QU0
WORD LENGTH
0
0
1
1
0
1
0
1
16 bit (rounded)
20 bit
16 bit INS
(1)
18 bit INS
(1)
allows fast locking to the input frequency and a small
bandwidth during steady-state. At start-up, the bandwidth
of the 3-step digital loop filter is gradually reduced to
0.5 Hz. A difference frequency of 1 Hz is reached within
512 input samples (10 ms at 44.1 kHz), which allows to
start the SRC. At this moment the outputs are de-muted,
indicated at pin MU and status flag MUT.
The FIFO position is continuously monitored to control the
adaptive loop filter. The loop filter switches back to a fast
state when the FIFO tends to drift, e.g. during pitch control
on the input signal. It is possible to fix the loop filter in one
of the three states. In the adaptive mode, the actual state
can be monitored by the microcontroller (ST1 and ST0). In
SRC mode, the microcontroller can retrieve the exact input
sample frequency via the status registers STS3 and STS4.
Table 6
PLL operation modes
In both SLAVE modes, a pulse modulated signal at
pin FSL is present to control the external VC(X)O. In
SLAVE-VCO mode, CLI is the clock input of the GDIN and
in SLAVE-VCXO mode XTLI is the clock input. An external
1000 Hz low-pass filter retrieves the control voltage for the
VC(X)O. To get the loop characteristics as described
above, the centre frequency of the VCO should be at
1
2
V
DD
and the sensitivity should be:
768f
1
2V
DD
Hz/V.
The maximum VCO frequency range is:
(768
×
0.3)f
so(c)
< 768f
si
(=f
so
) < (768
×
1.7)f
so(c)
(49 kHz).
IEC 958 C
HANNEL STATUS AND USER CHANNEL EXTRACTOR
(CUP)
The internal ADIC retrieves also the Channel Status (CS)
and User Channel (UC) bits from the IEC 958 signal. The
C/U processing function block can be programmed for
4 different functions (see Table 7).
LC1
LC0
PLL
OPERATION
PLL BANDWIDTH
(Hz)
0
0
1
1
0
1
0
1
adaptive
state 1 fixed
state 2 fixed
state 3 fixed
500, 50 or 0.5
500
50
0.5
g
v
------------------------
=
相關(guān)PDF資料
PDF描述
TDA1386 Noise shaping filter DAC
TDA1386T Noise shaping filter DAC
TDA1515AD Single Audio Amplifier
TDA1515BQU Single Audio Amplifier
TDA1516BQU Dual Audio Amplifier
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA1380 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio Tape Circuit
TDA1381 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
TDA1381H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio Tape Circuit
TDA1383 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DCC Record/Playback Amplifier Preliminary Specification
TDA1383H 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Digital Audio Tape Circuit
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*