- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄383876 > T7237A Compliance with the New ETSI PSD Requirement PDF資料下載
參數(shù)資料
| 型號(hào)： | T7237A |
| 英文描述： | Compliance with the New ETSI PSD Requirement |
| 中文描述： | 符合新的ETSI PSD的要求 |
| 文件頁(yè)數(shù)： | 10/116頁(yè) |
| 文件大?。?/td> | 1056K |
| 代理商： | T7237A |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
Data Sheet
January 1998
T7256 Single-Chip NT1 (SCNT1) Transceiver
6
Lucent Technologies Inc.
Pin Information
(continued)
Table 1. Pin Descriptions
* I
u
= input with internal pull-up.
Pin
1, 10,
16
2
Symbol
GND
Type*
—
Name/Function
D
Digital Ground.
Ground leads for digital circuitry.
OPTOIN
I
u
Optoisolator Input.
streams. These pulse streams typically are generated by an optoisolator
that is monitoring the U loop. Pulse patterns on this pin are digitally filtered
for 20 ms before being considered valid and are then decoded and interpret-
ed using the ANSI maintenance state machine requirements. If AUTOCTL
= 1 (register GR0, bit 3, default), the internal state machine decodes pulse
trains and implements the required maintenance states automatically. If AU-
TOCTL = 0, the pulse trains are decoded internally, but the microprocessor
must implement the maintenance state as indicated by the maintenance in-
terrupts (register MIR0). If the OPTOIN pin is being used for implementing
maintenance functions, the ILOSS pin should not be used (i.e., it should be
held high). Instead, the ILOSS register bit should be used (register CFR0,
bit 0). An internal 100 k
pull-up resistor is on this pin.
Status LED Driver.
Output pin for driving an LED (source/sink 4.0 mA) that
indicates the device status. The four defined states are low, high,
1 Hz flashing, and 8 Hz flashing (flashing occurs at 50% duty cycle). See the
STLED Description section for a detailed explanation of these states.
Also, this pin indicates device sanity upon power on/RESET, as follows:
If AUTOACT/SCK = 0 (pin 15) after a device RESET (which sets AUTO-
ACT = 0 in register GR0 bit 6, turning on autoactivation), STLED will tog-
gle at an 8 Hz rate for at least 0.5 s, signifying an activation attempt. If the
activation attempt succeeds, it will continue to flash per the normal start-
up sequence (see STLED Description section).
Pin accepts CMOS logic level maintenance pulse
3
STLED
O
I
I
If AUTOACT/SCK = 1 (pin 15) after a device RESET, STLED will go low
for 1 s (flash of life), indicating that the device is operational, and no acti-
vation attempt will be made.
Synchronous 8 kHz Clock or Loopback Indicator.
GR2, bit 5, default), the pin function is determined based on the state of pin
12 (SYN8K_CTL/SDI) at the most recent rising edge of RESET. As SYN8K
(SYN8K_CTL/SDI = 0 at RESET rising edge), this pin is an 8 kHz 50% duty
cycle clock that is synchronous with the recovered timing from the U-inter-
face. When U-interface synchronization is not present, SYN8K is free-
running. As LBIND (SYN8K_CTL/SDI = 1 at RESET rising edge), this pin in-
dicates a 2B+D loopback:
0—No loopback.
1—eoc requested 2B+D loopback in progress.
Frame Strobe.
If TDMEN = 0, this pin is a programmable strobe output used
to indicate appearance of B- and/or D-channel data on the TDM bus. Polar-
ity, offset, and duration of FS are programmable through the microprocessor
interface (see register TDR0). FS will be disabled until at least one of bits
2—7 in register DFR1 is enabled.
4
SYN8K/LBIND/FS
O
If TDMEN = 1 (register
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| T7256A | Compliance with the New ETSI PSD Requirement |
| T7288 | CEPT/E1 Line Interface(CEPT/E1 線接口) |
| T7290A | DS1/T1/CEPT/E1 Line Interface(DS1/T1/CEPT/E1 線接口) |
| T7295-1 | E3 Integrated Line Receiver(E3 集成線接收器) |
| T7295-6 | DS3/SONET STS-1 Integrated Line Receiver(DS3/SONET STS-1 集成線接收器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| T7240 | 制造商:TE Connectivity 功能描述: |
| T7-241A5 | 功能描述:撥動(dòng)開(kāi)關(guān) ON NONE OFF 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類(lèi)型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-241B1 | 制造商:OTTO 功能描述:Toggle Switches ON NONE ON 2 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle ON None ON DPDT Bat Toggle PC Pins 16A 115VAC 28VDC PC Mount with Threads |
| T7-241B5 | 功能描述:撥動(dòng)開(kāi)關(guān) ON NONE ON 2 Pole Standard Bat Handle RoHS:否 制造商:OTTO 觸點(diǎn)形式: 開(kāi)關(guān)功能: 電流額定值: 電壓額定值 AC: 電壓額定值 DC: 功率額定值: 端接類(lèi)型: 安裝風(fēng)格: 端子密封: 觸點(diǎn)電鍍: 照明: |
| T7-241C5 | 制造商:OTTO 功能描述:Toggle Switches (ON) NONE OFF 2 Pole Standard Bat Handle 制造商:OTTO Engineering Inc 功能描述:Switch Toggle (ON) None OFF DPST Bat Toggle PC Pins 16A 115VAC 28VDC PC Mount with Threads |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。