
Index
IX-7
status zero (ISTAT0)
2-42
,
4-51
interrupt-on-the-fly instruction
5-29
interrupts
2-44
fatal vs. nonfatal interrupts
2-44
halting
2-47
masking
2-45
sample interrupt service routine
2-47
stacked interrupts
2-46
IRDY/
3-7
IRQ mode (IRQM)
4-74
issuing cache commands
2-11
J
JTAG boundary scan testing
2-24
jump
address
5-33
call a relative address
5-30
call an absolute address
5-30
control (PMJCTL)
4-101
if true/false
5-31
instruction
5-27
JUMP64 address
5-33
L
last disconnect (LDSC)
4-50
latched SCSI parity
(SDP0L)
4-49
for SD[15:8] (SPL1)
4-50
latency
2-9
timer (LT)
4-8
LED_CNTL (LEDC)
4-85
load and store instructions
prefetch unit and store instructions
2-23
load/store
5-39
load/store instructions
2-24
,
5-37
loopback enable
2-25
lost arbitration (LOA)
4-46
low voltage differential See LVD Link
2-33
LVD
driver SCSI signals
6-2
receiver SCSI signals
6-3
SCSI
1-4
LVD Link
1-1
,
1-4
benefits
1-4
operation
2-33
M
MAD
bus
2-56
bus programming
3-23
pins
2-56
MAD[0]
3-24
MAD[3:1]
3-23
MAD[4]
3-23
MAD[5]
3-23
MAD[6]
3-23
MAD[7:0]
3-19
,
3-23
MAD[7]
3-23
mailbox one (MBOX1)
2-42
,
4-56
mailbox zero (MBOX0)
2-42
,
4-56
manual start mode (MAN)
4-71
MAS0/
3-19
MAS1/
3-19
masking
2-45
master
control for set or reset pulses (MASR)
4-65
data parity error (MDPE)
4-43
,
4-71
enable (ME)
4-85
parity error enable (MPEE)
4-63
max SCSI synchronous offset (MO[4:0])
4-36
Max_Lat (ML)
4-15
maximum stress ratings
6-1
MCE/
3-19
memory
address strobe 0
3-19
address strobe 1
3-19
address/data bus
3-19
chip enable
3-19
I/O address/DSA offset
5-39
move
2-9
move instructions
2-23
,
5-34
no flush option
2-23
move read selector (MMRS)
4-106
move write selector (MMWS)
4-107
output enable
3-19
,
3-20
read
2-11
read caching
2-11
read command
2-5
read line
2-10
,
2-12
read line command
2-7
read multiple
2-10
,
2-12
read multiple command
2-6
space
2-3
to memory
2-17
to memory moves
2-17
write
2-11
,
2-12
write and invalidate
2-10
write and invalidate command
2-8
write caching
2-12
write command
2-5
write enable
3-19
Min_Gnt (MG)
4-15
MOE/_TESTOUT
3-19
,
3-20
move to/from SFBR cycles
5-24
multiple cache line transfers
2-9
MWE/
3-19
N
new capabilities (NC)
4-6
new features in the SYM53C896
1-3
next item pointer register
4-16
Next_Item_Ptr (NIP)
4-16
no download mode
2-58
no flush
5-35
store instruction only
5-39
nonburst opcode fetch
32-bits address and data
6-22
normal/fast memory ( 128 Kbytes)
multiple byte access read cycle
6-48
multiple byte access write cycle
6-50
single byte access read cycle
6-44
single byte access write cycle
6-46
O
opcode
5-10
,
5-15
,
5-23
,
5-27
fetch burst capability
2-23