![](http://datasheet.mmic.net.cn/390000/SYM53C896_datasheet_16836343/SYM53C896_344.png)
IX-4
Index
signals
3-8
assert
even SCSI parity (force bad parity) (AESP)
4-26
SATN/ on parity error (AAP)
4-24
SCSI
ACK/ signal (ACK)
4-40
,
4-42
ATN/ signal (ATN)
4-40
,
4-42
BSY/ signal (BSY)
4-40
,
4-42
C_D/ signal (C_D)
4-40
,
4-42
data bus (ADB)
4-25
I_O/ signal (I/O)
4-40
,
4-42
MSG/ signal (MSG)
4-40
,
4-42
REQ/ signal (REQ)
4-40
,
4-42
RST/ signal (RST)
4-26
SEL/ signal (SEL)
4-40
,
4-42
asynchronous SCSI
receive
2-31
send
2-29
Aux_Current
4-17
B
B_DIFFSENS
3-17
B_GPIO0_FETCH/
3-12
B_GPIO1_MASTER/
3-12
B_GPIO2
3-12
B_GPIO3
3-12
B_GPIO4
3-12
B_SACK+-
3-18
B_SACK2+-
3-18
B_SATN+-
3-18
B_SBSY+-
3-18
B_SC_D+-
3-18
B_SD[15:0]+-
3-16
B_SDP[1:0]+-
3-16
B_SI_O+-
3-18
B_SMSG+-
3-18
B_SREQ+-
3-18
B_SREQ2+-
3-18
B_SRST+-
3-18
B_SSEL+-
3-18
back-to-back read
32-bits address and data
6-26
back-to-back write
32-bits address and data
6-28
base address register
one (BARO)
2-3
,
4-9
two (BART)
4-10
zero (BARZ)
2-3
,
4-9
bidirectional
3-3
signals
6-4
,
6-5
BIOS
2-3
bits used for parity control and generation
2-26
block move
2-9
instructions
5-4
bridge support extensions (BSE)
4-18
burst
disable (BDIS)
4-62
length (BL)
4-68
length bit 2 (BL2)
4-65
opcode fetch
32-bits address and data
6-24
opcode fetch enable (BOF)
4-70
size selection
2-7
burst read
32-bits address and data
6-30
64-bits address and data
6-32
burst write
32-bits address and data
6-34
64-bits address and data
6-36
bus
command and byte enables
3-6
fault (BF)
4-43
,
4-71
byte
count
5-39
empty in DMA FIFO (FMT)
4-57
full in DMA FIFO (FFL)
4-57
offset counter (BO)
4-61
C
C_BE[3:0]/
2-3
C_BE[7:0]/
3-6
cache line size
(CLS)
2-7
,
4-7
enable (CLSE)
2-7
,
4-72
register
2-6
,
2-10
cache mode, see PCI cache mode
2-10
call instruction
5-28
Cap_ID (CID)
4-16
capabilities pointer (CP)
4-13
capability ID register
4-16
carry test
5-31
chained block moves
2-51
SCRIPTS instruction
2-52
SODL register
2-52
SWIDE register
2-52
wide SCSI receive bit
2-51
wide SCSI send bit
2-51
chained mode (CHM)
4-28
change bus phases
2-18
chip
control 0 (CCNTL0)
4-100
control 1 (CCNTL1)
4-102
revision level (V)
4-60
test five (CTEST5)
2-7
,
4-64
test four (CTEST4)
2-26
,
4-62
test one (CTEST1)
4-57
test six (CTEST6)
4-66
test three (CTEST3)
2-8
,
2-11
,
4-60
test two (CTEST2)
4-58
test zero (CTEST0)
4-57
type (CTYPE)
4-84
type (TYP)
4-84
CHMOV
2-51
class code register
4-7
clear DMA FIFO (CLF)
2-46
,
4-60
clear instruction
5-17
,
5-18
clear SCSI FIFO (CSF)
2-46
,
4-98
CLK
3-5
clock
3-5
address incrementor (ADCK)
4-64
byte counter (BBCK)
4-65
conversion factor (CCF[2:0])
4-31
quadrupler
2-22
command register
4-3
compare
data
5-32
phase
5-32
configuration
read command
2-5
space
2-3