
Index
IX-5
write command
2-6
configured
as I/O (CIO)
4-58
as memory (CM)
4-58
connected (CON)
4-26
,
4-53
cumulative SCSI byte count (CSBC)
4-112
current
function of input voltage
6-9
function of output voltage
6-10
cycle frame
3-7
D
D1_Support (D1S)
4-17
D2_Support (D2S)
4-17
data
(DATA)
4-19
acknowledge status (DACK)
4-59
compare mask
5-32
compare value
5-33
parity error reported (DPR)
4-6
paths
2-29
request status (DREQ)
4-59
structure address (DSA)
4-51
transfer direction (DDIR)
4-58
data_scale (DSCL[1:0])
4-17
data_select (DSLT[3:0])
4-18
data-in
2-52
,
2-53
data-out
2-52
,
2-53
DC characteristics
6-1
decode of MAD pins
3-24
default download mode
2-57
destination
address
5-24
I/O-memory enable (DIOM)
4-70
detected parity error (from slave) (DPE)
4-5
determining data transfer rate
2-39
device
ID (DID)
4-3
select
3-8
specific initialization (DSI)
4-17
DEVSEL/
3-8
timing (DT[1:0])
4-5
diffsens mismatch (DIFF)
4-50
DIP
2-46
direct
5-20
disable
auto FIFO clear (DISFC)
4-101
dual address cycle (DDAC)
4-102
halt on parity error or ATN (target only) (DHP)
4-26
internal load/store (DILS)
4-101
pipe req (DPR)
4-102
single initiator response (DSI)
4-97
disconnect
2-18
disconnect instruction
5-16
DMA
byte counter (DBC)
4-66
command (DCMD)
4-67
control (DCNTL)
2-6
,
2-7
,
2-8
,
2-44
,
4-72
direction (DDIR)
4-65
FIFO
2-8
,
2-28
,
2-43
(DF[7:0])
4-66
(DFIFO)
4-61
byte offset counter, bits [9:8] (BO[9:8])
4-65
empty (DFE)
4-43
sections
2-29
size (DFS)
4-65
interrupt
2-44
,
2-45
,
2-46
enable (DIEN)
2-26
,
2-43
,
2-45
,
4-71
interrupt pending (DIP)
4-54
interrupts
2-46
mode (DMODE)
2-6
,
2-7
,
2-8
,
2-11
,
2-23
,
4-68
next address (DNAD)
4-67
next address 64 (DNAD64)
4-108
SCRIPTS
pointer (DSP)
4-67
pointer save (DSPS)
4-68
status (DSTAT)
2-26
,
2-42
,
2-43
,
2-46
,
2-47
,
2-48
,
4-42
DSA
relative
5-38
relative selector (DRS)
4-107
DSPS register
5-36
dual address cycles
2-20
dynamic block move selector (DBMS)
4-108
E
enable
64-bit
direct BMOV (EN64DBMV)
4-103
table indirect BMOV (EN64TIBMV)
4-103
bus mastering (EBM)
4-4
I/O space (EIS)
4-4
jump on nondata phase mismatches (ENNDJ)
4-101
memory space (EMS)
4-4
parity
checking
2-25
checking (EPC)
4-24
error response (EPER)
4-3
phase mismatch jump (ENPMJ)
4-100
read
line (ERL)
4-70
multiple (ERMP)
4-70
response to
reselection (RRE)
4-32
selection (SRE)
4-32
wide SCSI (EWS)
4-31
enabling cache mode
2-10
encoded
chip SCSI ID (ENC[3:0])
4-33
destination SCSI ID
(ENC[3:0])
4-38
(ENID)
4-41
SCSI destination ID
5-21
entry storage address (ESA)
4-111
error reporting signals
3-9
even parity
2-25
expansion ROM base address
2-55
,
2-56
,
4-12
extend SREQ/SACK filtering (EXT)
4-95
external
clock
6-11
memory interface
2-55
configuration
2-56
diagram examples
B-1
multiple byte accesses
6-13
slow memory
2-56
memory read
6-38
memory timing
6-38
memory write
6-41
extra clock cycle of data setup (EXC)
4-25