- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383838 > ST20GP1 MAX 7000 CPLD 256 MC 208-PQFP PDF資料下載
參數(shù)資料
| 型號： | ST20GP1 |
| 英文描述： | MAX 7000 CPLD 256 MC 208-PQFP |
| 中文描述： | GPS處理器 |
| 文件頁數(shù)： | 61/116頁 |
| 文件大?。?/td> | 1107K |
| 代理商： | ST20GP1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁當(dāng)前第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
ST20-GP1
61/116
10 Clocks and low power controller
10.1 Clocks
An on-chip phase locked loop (PLL) generates all the internal high frequency clocks. The PLL is
used to generate the internal clock frequencies needed for the CPU and the Link. Alternatively a
direct clock input can provide the system clocks. The single clock input (
ClockIn
) must be
16.368 MHz for PLL operation for GPS.
The internal clock may be turned off (including the PLL) enabling power down mode.
The ST20-GP1 can be set to operate in
TimesOneMode
, which is when the PLL is bypassed.
During
TimesOneMode
the input clock must be in the range 0 to 30 MHz and should be nominally
50/50 mark space ratio.
10.1.1 Speed select
The speed of the internal processor clock is variable in discrete steps. The clock rate at which the
ST20-GP1 runs is determined by the logic levels applied on the two speed select lines
SpeedSelect0-1
as detailed in Table 10.1. The frequency of
ClockIn
(fclk) for the speeds given in
the table is 16.368 MHz.
The
SysRatio
register, see Table 10.9, gives the speed at which the system PLL is running. It
contains the relevant PLL multiply ratio when using the PLL, or contains the value ‘1’ when in
TimesOneMode
for the PLL.
Table 10.1 Processor speed selection
10.2 Low power control
The ST20-GP1 is designed for 0.5 micron, 3.3V CMOS technology and runs at speeds of up to
32.736 MHz. 3.3V operation provides reduced power consumption internally and allows the use of
low power peripherals. In addition, to further enhance the potential for battery operation, a low
power power-down mode is available.
The different power levels of the ST20-GP1 are listed below.
Operating power — power consumed during functional operation.
Stand-by power — power consumed during little or no activity. The CPU is idle but ready to
immediately respond to an interrupt/reschedule.
Power-down — internal clocks are stopped and power consumption is significantly reduced.
Functional operation is stalled. Normal functional operation can be resumed from previous
SpeedSelect1
SpeedSelect0
Processor clock
speed (MHz)
Processor
cycle time (ns)
approximate
Phase lock loop
factor (PLLx)
Link speed
(Mbits/s)
0
0
TimesOneMode
0.4 x fclk
0
1
16.368
61.0
1
19.641
1
0
32.736
30.5
2
19.641
1
1
RESERVED
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST20GP6 | MAX 7000 CPLD 256 MC 208-RQFP |
| ST25C02AB1 | IC FLEX 6000 FPGA 16K 144-TQFP |
| ST25C02AB6 | Stratix FPGA 25K FBGA-672 |
| ST25C02AM1 | IC ACEX 1K FPGA 100K 208-PQFP |
| ST25C02AM6 | Cyclone II FPGA 20K FBGA-256 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST20-GP1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP1X33S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GPS PROCESSOR |
| ST20-GP6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP6CT33S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。