- 您現在的位置：買賣IC網 > PDF目錄383838 > ST20GP1 MAX 7000 CPLD 256 MC 208-PQFP PDF資料下載
參數資料
| 型號： | ST20GP1 |
| 英文描述： | MAX 7000 CPLD 256 MC 208-PQFP |
| 中文描述： | GPS處理器 |
| 文件頁數： | 58/116頁 |
| 文件大?。?/td> | 1107K |
| 代理商： | ST20GP1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁當前第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁
ST20-GP1
58/116
9.5
EMI configuration registers
Configuration parameters are stored in registers which are mapped into the device address space.
They may be accessed using devsw(device store word) and devlw(device load word) instructions.
The base addresses for the EMI registers are given in the Memory Map chapter.
EMIConfigData0-3 registers
The
EMIConfigData0-3
registers contain configuration data for each of the EMI banks. The format
of each of the
EMIConfigData0-3
registers is identical and is shown in Table 9.4.
EMIConfigLock register
The
EMIConfigLock
register is provided to write protect the
EMIConfigData0-3
registers (further
writes to these registers are ignored). This bit is set by performing a devsw instruction to the given
address; the write data is ignored.
This register, once set, can only be cleared by resetting the ST20-GP1.
EMIConfigStatus register
The
EMIConfigStatus
register is provided to indicate which registers have been written to and the
EMIConfigData0-3
EMI base address + #00, #04, #08, #0C
Read/Write
Bit
Bit field
Function
Units
0
3:1
4
MemWaitEnable
DataDriveDelay
BusWidth
Enables the
MemWait
pin.
Drive delay of data bus for writes.
Bus width of the bank (8 or 16 bits).
BusWidth
0
1
Duration of the external access.
Duration bus release time.
Delay from access start to
notMemCE
falling edge.
Delay from
notMemCE
rising edge to end of access.
Delay from access start to
notMemOE
falling edge.
Delay from access start to
notMemWB
falling edge.
Delay from
notMemWB
rising edge to end of access.
Reserved
-
Phases
Bank width
16 bits
8 bits
-
8:5
10:9
14:11
18:15
22:19
26:23
30:27
31
AccessDuration
BusReleaseTime
CEe1Time
CEe2Time
OEe1Time
WBe1Time
WBe2Time
Cycles
Cycles
Phases
Phases
Phases
Phases
Phases
-
Table 9.4
EMIConfigData0-3
register format - 1 per bank
EMIConfigLock
EMI base address + #10
Write only
Bit
Bit field
Function
0
ConfigLock
When set, the
EMIConfigData0-3
registers are read only.
Table 9.5
EMIConfigLock
register format
相關PDF資料 |
PDF描述 |
|---|---|
| ST20GP6 | MAX 7000 CPLD 256 MC 208-RQFP |
| ST25C02AB1 | IC FLEX 6000 FPGA 16K 144-TQFP |
| ST25C02AB6 | Stratix FPGA 25K FBGA-672 |
| ST25C02AM1 | IC ACEX 1K FPGA 100K 208-PQFP |
| ST25C02AM6 | Cyclone II FPGA 20K FBGA-256 |
相關代理商/技術參數 |
參數描述 |
|---|---|
| ST20-GP1 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP1X33S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:GPS PROCESSOR |
| ST20-GP6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
| ST20GP6CT33S | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:GPS PROCESSOR |
發(fā)布緊急采購，3分鐘左右您將得到回復。