參數(shù)資料
型號(hào): ST20GP1
英文描述: MAX 7000 CPLD 256 MC 208-PQFP
中文描述: GPS處理器
文件頁(yè)數(shù): 56/116頁(yè)
文件大?。?/td> 1107K
代理商: ST20GP1
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)當(dāng)前第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)
ST20-GP1
56/116
in the following two cases:
The previous access was a read and the pending one is a write. The write access will not
start until the programmed number of
BusReleaseTime
cycles have elapsed.
The previous access was to a different bank to the pending access (bank switch). One
cycle is always inserted between accesses to different banks. Note that, if the first condition
is also true, further cycles may be inserted to account for
BusReleaseTime
.
The first case may be optimized slightly by making use of the
DataDriveDelay
configuration
register parameter, see Table 9.4. When this is used, the programmed
BusReleaseTime
may be
smaller, reducing the number of dead cycles, see Figure 9.4.
Figure 9.4 Use of DataDriveDelay parameter
Note, if
DataDriveDelay
is used, it must be used for all banks. If this rule is not adhered to, bus
contention may occur on bank switches. For example, consider case 2 in Figure 9.4 above. If the
BusReleaseTime
coincides with the dead cycle inserted due to a bank switch, contention will
occur unless
DataDriveDelay
is programmed in the same way as if no bank switch had occurred.
9.4
MemWait
When enabled (see Table 9.4),
MemWait
is sampled at the midpoint of accesses which are
configured to be four cycles or greater. If the duration of the external access is not an even number
of cycles (i.e. the
AccessDuration
bit field in the
EMIConfigData
register, see Table 9.4, is an odd
number),
MemWait
is sampled on the internal rising clock edge just after the midpoint of the
access.
Once a high has been sampled, the access is stalled.
MemWait
suspends the state of the EMI in
the cycle after it is sampled high. The state remains suspended until
MemWait
is sampled low. Any
strobe edges scheduled to occur in the cycle after
MemWait
is sampled will not occur. Strobe
edges scheduled to occur on the same edge as
MemWait
is sampled are not affected. Figure 9.5
and Figure 9.6 show the extension of the external memory cycle and the delaying of strobe
Read
Write
BusRelease
time
Case 1.
DataDriveDelay
set
to zero. All dead time taken up
by
BusReleaseTime
.
Read
Write
BusRelease
time
DataDriveDelay
Case 2.
DataDriveDelay
used
to absorb some
BusReleaseTime
. Dead time
may be reduced.
Read data
Read data
Write data
Write data
相關(guān)PDF資料
PDF描述
ST20GP6 MAX 7000 CPLD 256 MC 208-RQFP
ST25C02AB1 IC FLEX 6000 FPGA 16K 144-TQFP
ST25C02AB6 Stratix FPGA 25K FBGA-672
ST25C02AM1 IC ACEX 1K FPGA 100K 208-PQFP
ST25C02AM6 Cyclone II FPGA 20K FBGA-256
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST20-GP1 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP1X33S 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:GPS PROCESSOR
ST20-GP6 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:GPS PROCESSOR
ST20GP6CT33S 制造商:STMICROELECTRONICS 制造商全稱(chēng):STMicroelectronics 功能描述:GPS PROCESSOR