參數(shù)資料
型號(hào): ST16C554DIQ64TR-F
廠商: Exar Corporation
文件頁數(shù): 8/39頁
文件大小: 0K
描述: IC UART FIFO 16B QUAD 64LQFP
標(biāo)準(zhǔn)包裝: 1,000
特點(diǎn): *
通道數(shù): 4,QUART
FIFO's: 16 字節(jié)
規(guī)程: RS232
電源電壓: 2.97 V ~ 5.5 V
帶自動(dòng)流量控制功能:
帶故障啟動(dòng)位檢測(cè)功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(10x10)
包裝: 帶卷 (TR)
ST16C554/554D
16
2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO
REV. 4.0.1
4.0
INTERNAL REGISTER DESCRIPTIONS
4.1
Receive Holding Register (RHR) - Read- Only
4.2
Transmit Holding Register (THR) - Write-Only
4.3
Interrupt Enable Register (IER) - Read/Write
The Interrupt Enable Register (IER) masks the interrupts from receive data ready, transmit empty, line status
and modem status registers. These interrupts are reported in the Interrupt Status Register (ISR).
TABLE 8: INTERNAL REGISTERS DESCRIPTION.
ADDRESS
A2-A0
REG
NAME
READ/
WRITE
BIT-7
BIT-6
BIT-5
BIT-4
BIT-3
BIT-2
BIT-1
BIT-0
COMMENT
16C550 Compatible Registers
0 0 0
RHR
RD
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
LCR[7] = 0
0 0 0
THR
WR
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
0 0 1
IER
RD/WR
0
Modem
Stat.
Int.
Enable
RX Line
Stat.
Int.
Enable
TX
Empty
Int
Enable
RX
Data
Int.
Enable
0 1 0
ISR
RD
FIFOs
Enabled
FIFOs
Enabled
0
INT
Source
Bit-3
INT
Source
Bit-2
INT
Source
Bit-1
INT
Source
Bit-0
0 1 0
FCR
WR
RXFIFO
Trigger
RXFIFO
Trigger
0
DMA
Mode
Enable
TX
FIFO
Reset
RX
FIFO
Reset
FIFOs
Enable
0 1 1
LCR
RD/WR
Divisor
Enable
Set TX
Break
Set
Parity
Even
Parity
Enable
Stop
Bits
Word
Length
Bit-1
Word
Length
Bit-0
1 0 0
MCR
RD/WR
0
Internal
Lopback
Enable
INT
Output
Enable
(OP2#)
Rsvd
(OP1#)
RTS#
Output
Control
DTR#
Output
Control
LCR[7] = 0
1 0 1
LSR
RD/WR
RX
FIFO
Global
Error
THR &
TSR
Empty
THR
Empty
RX Break
RX
Framing
Error
RX
Parity
Error
RX
Over-
run
Error
RX
Data
Ready
1 1 0
MSR
RD/WR
CD#
Input
RI#
Input
DSR#
Input
CTS#
Input
Delta
CD#
Delta
RI#
Delta
DSR#
Delta
CTS#
1 1 1
SPR
RD/WR
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
Baud Rate Generator Divisor
0 0 0
DLL
RD/WR
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
LCR[7]=1
LCR
≠0xBF
0 0 1
DLM
RD/WR
Bit-7
Bit-6
Bit-5
Bit-4
Bit-3
Bit-2
Bit-1
Bit-0
相關(guān)PDF資料
PDF描述
ST16C580IQ48-F IC UART FIFO 16B 48TQFP
ST16C650AIJ44-F IC UART FIFO 32B 44PLCC
ST16C654DIQ64-F IC UART FIFO 64B QUAD 64LQFP
ST78C34CJ44-F IC UART FIFO 83B 44PLCC
ST78C36ACJ44-F IC UART FIFO 16B 44PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C554ECQ64 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
ST16C554EDCJ68 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
ST16C554EDCQ64 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
ST16C554EDIJ68 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC
ST16C580 制造商:EXAR 制造商全稱:EXAR 功能描述:UART WITH 16-BYTE FIFO’s AND INFRARED (IrDA) ENCODER/DECODER