- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1969 > ST16C554DIQ64TR-F (Exar Corporation)IC UART FIFO 16B QUAD 64LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | ST16C554DIQ64TR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 17/39頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC UART FIFO 16B QUAD 64LQFP |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 特點(diǎn)： | * |
| 通道數(shù)： | 4，QUART |
| FIFO's： | 16 字節(jié) |
| 規(guī)程： | RS232 |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶自動(dòng)流量控制功能： | 是 |
| 帶故障啟動(dòng)位檢測功能： | 是 |
| 帶調(diào)制解調(diào)器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應(yīng)商設(shè)備封裝： | 64-LQFP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
ST16C554/554D
24
2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO
REV. 4.0.1
MSR[4]: CTS Input Status
A HIGH on the CTS# pin will stop UART transmitter as soon as the current character has finished
transmission, and a LOW will resume data transmission. Normally MSR bit-4 bit is the compliment of the CTS#
input. However in the loopback mode, this bit is equivalent to the RTS# bit in the MCR register. The CTS# input
may be used as a general purpose input when the modem interface is not used.
MSR[5]: DSR Input Status
Normally this bit is the complement of the DSR# input. In the loopback mode, this bit is equivalent to the DTR#
bit in the MCR register. The DSR# input may be used as a general purpose input when the modem interface is
not used.
MSR[6]: RI Input Status
Normally this bit is the complement of the RI# input. In the loopback mode this bit is equivalent to bit-2 in the
MCR register. The RI# input may be used as a general purpose input when the modem interface is not used.
MSR[7]: CD Input Status
Normally this bit is the complement of the CD# input. In the loopback mode this bit is equivalent to bit-3 in the
MCR register. The CD# input may be used as a general purpose input when the modem interface is not used.
4.10
Scratch Pad Register (SPR) - Read/Write
This is a 8-bit general purpose register for the user to store temporary data.
4.11
Baud Rate Generator Registers (DLL and DLM) - Read/Write
These registers make-up the value of the baud rate divisor. The concatenation of the contents of DLM and DLL
gives the 16-bit divisor value. See ”Section 2.8, Programmable Baud Rate Generator” on page 10.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ST16C580IQ48-F | IC UART FIFO 16B 48TQFP |
| ST16C650AIJ44-F | IC UART FIFO 32B 44PLCC |
| ST16C654DIQ64-F | IC UART FIFO 64B QUAD 64LQFP |
| ST78C34CJ44-F | IC UART FIFO 83B 44PLCC |
| ST78C36ACJ44-F | IC UART FIFO 16B 44PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ST16C554ECQ64 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST16C554EDCJ68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST16C554EDCQ64 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST16C554EDIJ68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST16C580 | 制造商:EXAR 制造商全稱:EXAR 功能描述:UART WITH 16-BYTE FIFO’s AND INFRARED (IrDA) ENCODER/DECODER |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。