參數(shù)資料
型號(hào): ST16C554DIQ64TR-F
廠商: Exar Corporation
文件頁(yè)數(shù): 11/39頁(yè)
文件大小: 0K
描述: IC UART FIFO 16B QUAD 64LQFP
標(biāo)準(zhǔn)包裝: 1,000
特點(diǎn): *
通道數(shù): 4,QUART
FIFO's: 16 字節(jié)
規(guī)程: RS232
電源電壓: 2.97 V ~ 5.5 V
帶自動(dòng)流量控制功能:
帶故障啟動(dòng)位檢測(cè)功能:
帶調(diào)制解調(diào)器控制功能:
帶CMOS:
安裝類(lèi)型: 表面貼裝
封裝/外殼: 64-LQFP
供應(yīng)商設(shè)備封裝: 64-LQFP(10x10)
包裝: 帶卷 (TR)
ST16C554/554D
19
REV. 4.0.1
2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO
4.5
FIFO Control Register (FCR) - Write-Only
This register is used to enable the FIFOs, clear the FIFOs, set the receive FIFO trigger levels, and select the
DMA mode. The DMA, and FIFO modes are defined as follows:
FCR[0]: TX and RX FIFO Enable
Logic 0 = Disable the transmit and receive FIFO (default).
Logic 1 = Enable the transmit and receive FIFOs. This bit must be set to logic 1 when other FCR bits are
written or they will not be programmed.
FCR[1]: RX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
Logic 0 = No receive FIFO reset (default).
Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic (the receive shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
FCR[2]: TX FIFO Reset
This bit is only active when FCR bit-0 is a ‘1’.
Logic 0 = No transmit FIFO reset (default).
Logic 1 = Reset the transmit FIFO pointers and FIFO level counter logic (the transmit shift register is not
cleared or altered). This bit will return to a logic 0 after resetting the FIFO.
FCR[3]: DMA Mode Select
Controls the behavior of the TXRDY# and RXRDY# pins. See DMA operation section for details.
Logic 0 = Normal Operation (default).
Logic 1 = DMA Mode.
FCR[5:4]: Reserved (Default 0)
FCR[7:6]: Receive FIFO Trigger Select
(logic 0 = default, RX trigger level =1)
These 2 bits are used to set the trigger level for the receive FIFO. The UART will issue a receive interrupt when
the number of the characters in the FIFO crosses the trigger level. Table 10 shows the complete selections.
TABLE 10: RECEIVE FIFO TRIGGER LEVEL SELECTION
FCR BIT-7
FCR BIT-6
RECEIVE TRIGGER LEVEL
0
1
0
1
0
1
4
8
14
相關(guān)PDF資料
PDF描述
ST16C580IQ48-F IC UART FIFO 16B 48TQFP
ST16C650AIJ44-F IC UART FIFO 32B 44PLCC
ST16C654DIQ64-F IC UART FIFO 64B QUAD 64LQFP
ST78C34CJ44-F IC UART FIFO 83B 44PLCC
ST78C36ACJ44-F IC UART FIFO 16B 44PLCC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ST16C554ECQ64 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC
ST16C554EDCJ68 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC
ST16C554EDCQ64 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC
ST16C554EDIJ68 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Telecommunication IC
ST16C580 制造商:EXAR 制造商全稱(chēng):EXAR 功能描述:UART WITH 16-BYTE FIFO’s AND INFRARED (IrDA) ENCODER/DECODER