- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1969 > ST16C554DIQ64TR-F (Exar Corporation)IC UART FIFO 16B QUAD 64LQFP PDF資料下載
參數(shù)資料
| 型號： | ST16C554DIQ64TR-F |
| 廠商： | Exar Corporation |
| 文件頁數(shù)： | 23/39頁 |
| 文件大小： | 0K |
| 描述： | IC UART FIFO 16B QUAD 64LQFP |
| 標準包裝： | 1,000 |
| 特點： | * |
| 通道數(shù)： | 4，QUART |
| FIFO's： | 16 字節(jié) |
| 規(guī)程： | RS232 |
| 電源電壓： | 2.97 V ~ 5.5 V |
| 帶自動流量控制功能： | 是 |
| 帶故障啟動位檢測功能： | 是 |
| 帶調制解調器控制功能： | 是 |
| 帶CMOS： | 是 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 64-LQFP |
| 供應商設備封裝： | 64-LQFP（10x10） |
| 包裝： | 帶卷 (TR) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁
ST16C554/554D
3
REV. 4.0.1
2.97V TO 5.5V QUAD UART WITH 16-BYTE FIFO
PIN DESCRIPTIONS
Pin Description
NAME
64-LQFP
PIN #
68-PLCC
PIN#
TYPE
DESCRIPTION
DATA BUS INTERFACE
A2
A1
A0
22
23
24
32
33
34
I
Address data lines [2:0]. These 3 address lines select one of the internal regis-
ters in UART channel A-D during a data bus transaction.
D7
D6
D5
D4
D3
D2
D1
D0
60
59
58
57
56
55
54
53
5
4
3
2
1
68
67
66
I/O
Data bus lines [7:0] (bidirectional).
IOR#
(VCC)
40
52
I
When 16/68# pin is HIGH, the Intel bus interface is selected and this input
becomes read strobe (active low). The falling edge instigates an internal read
cycle and retrieves the data byte from an internal register pointed by the address
lines [A2:A0], puts the data byte on the data bus to allow the host processor to
read it on the rising edge.
When 16/68# pin is LOW, the Motorola bus interface is selected and this input is
not used and should be connected to VCC.
IOW#
(R/W#)
9
18
I
When 16/68# pin is HIGH, it selects Intel bus interface and this input becomes
write strobe (active low). The falling edge instigates the internal write cycle and
the rising edge transfers the data byte on the data bus to an internal register
pointed by the address lines.
When 16/68# pin is LOW, the Motorola bus interface is selected and this input
becomes read (HIGH) and write (LOW) signal.
CSA#
(CS#)
7
16
I
When 16/68# pin is HIGH, this input is chip select A (active low) to enable chan-
nel A in the device.
When 16/68# pin is LOW, this input becomes the chip select (active low) for the
Motorola bus interface.
CSB#
(A3)
11
20
I
When 16/68# pin is HIGH, this input is chip select B (active low) to enable chan-
nel B in the device.
When 16/68# pin is LOW, this input becomes address line A3 which is used for
channel selection in the Motorola bus interface.
CSC#
(A4)
38
50
I
When 16/68# pin is HIGH, this input is chip select C (active low) to enable chan-
nel C in the device.
When 16/68# pin is LOW, this input becomes address line A4 which is used for
channel selection in the Motorola bus interface.
CSD#
(VCC)
42
54
I
When 16/68# pin is HIGH, this input is chip select D (active low) to enable chan-
nel D in the device.
When 16/68# pin is LOW, this input is not used and should be connected VCC.
相關PDF資料 |
PDF描述 |
|---|---|
| ST16C580IQ48-F | IC UART FIFO 16B 48TQFP |
| ST16C650AIJ44-F | IC UART FIFO 32B 44PLCC |
| ST16C654DIQ64-F | IC UART FIFO 64B QUAD 64LQFP |
| ST78C34CJ44-F | IC UART FIFO 83B 44PLCC |
| ST78C36ACJ44-F | IC UART FIFO 16B 44PLCC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| ST16C554ECQ64 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST16C554EDCJ68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST16C554EDCQ64 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST16C554EDIJ68 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Telecommunication IC |
| ST16C580 | 制造商:EXAR 制造商全稱:EXAR 功能描述:UART WITH 16-BYTE FIFO’s AND INFRARED (IrDA) ENCODER/DECODER |
發(fā)布緊急采購，3分鐘左右您將得到回復。