- 您現(xiàn)在的位置：買賣IC網 > PDF目錄98083 > SM34020AHTM32 (TEXAS INSTRUMENTS INC) GRAPHICS PROCESSOR, CQFP132 PDF資料下載
參數(shù)資料
| 型號： | SM34020AHTM32 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 圖形處理器 |
| 英文描述： | GRAPHICS PROCESSOR, CQFP132 |
| 封裝： | CERAMIC, QFP-132 |
| 文件頁數(shù)： | 72/98頁 |
| 文件大?。?/td> | 1546K |
| 代理商： | SM34020AHTM32 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁當前第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
74
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
host-interface-cycle timing requirements (see Note 9 and Figure 43)
34020A-32
34020A-40
NO.
MIN
MAX
MIN
MAX UNIT
23
tsu(AV-CSL)
Setup time, address prior to HCS no longer high
12
10
ns
24
th(CSL-AV)
Hold time, address after HCS low
12
10
ns
25
tw(CSH)
Pulse duration, HCS high
28
25
ns
26
tw(RDH)
Pulse duration, HREAD high
28
25
ns
27
tw(WRH)
Pulse duration, HWRITE high
28
25
ns
28
tsu(RDH-WRL)
Setup time, HREAD high to HWRITE no longer high
28
25
ns
29
tsu(WRH-RDL)
Setup time, HWRITE high to HREAD no longer high
28
25
ns
30
tw(RDL)
Pulse duration, HREAD low
18
15
ns
31
tw(WRL)
Pulse duration, HWRITE low
18
15
ns
32
tsu(CSL-WRH)
Setup time, HCS low to HWRITE no longer low
18
15
ns
33
tsu(RDL-CK2L)
Setup time, HCS low or HREAD low to LCLK2 no longer high
30
25
ns
34
tsu(WRH-CK2L)
Setup time, HWRITE high or HCS high to LCLK2 no longer
high
30
25
ns
35
th(CK2L-RDH)
Hold time, HREAD high after LCLK2 no longer high
0
ns
36
th(CK2L-WRL)
Hold time, HWRITE low after LCLK2 no longer high
0
ns
37
tsu(RDH-CK2L)
Setup time, HREAD high to LCLK2 no longer high, prefetch
read mode
30§
25§
ns
38
tsu(CSL-RDH)
Setup time, HCS low to HREAD no longer low
18
15
ns
Setup time to ensure recognition of input on this clock edge.
Hold time required to assure response on next clock edge. These values are based on computer simulation and are not tested.
§ When the SMJ34020A is set for block reads, use the deassertion of HREAD to request a local memory cycle at the next sequential address
location.
NOTE 9: Although HCS, HREAD, and HWRITE can be totally asynchronous to the SMJ34020A, cycle responses to the signals are determined
by local memory cycles.
相關PDF資料 |
PDF描述 |
|---|---|
| SM563 | 4-BIT, MROM, MICROCONTROLLER, PQFP64 |
| SM565 | 4-BIT, MROM, MICROCONTROLLER, PQFP100 |
| SM5K7 | 4-BIT, MROM, MICROCONTROLLER |
| SM5L3 | 4-BIT, MROM, MICROCONTROLLER, PQFP80 |
| SM802104UMG | 212.5 MHz, OTHER CLOCK GENERATOR, QCC24 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SM34020AHTM40 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR |
| SM34020APCM40 | 制造商:Texas Instruments 功能描述:Graphics System Processor 144-Pin PQFP 制造商:Texas Instruments 功能描述:GRAPHICS SYS PROCESSOR 144PQFP - Trays |
| SM34020GMB30 | 制造商:Texas Instruments 功能描述: |
| SM34061A WAF | 制造商:Texas Instruments 功能描述: |
| SM34061GB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Non-VGA Video Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復。