- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄98083 > SM34020AHTM32 (TEXAS INSTRUMENTS INC) GRAPHICS PROCESSOR, CQFP132 PDF資料下載
參數(shù)資料
| 型號(hào)： | SM34020AHTM32 |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類(lèi)： | 圖形處理器 |
| 英文描述： | GRAPHICS PROCESSOR, CQFP132 |
| 封裝： | CERAMIC, QFP-132 |
| 文件頁(yè)數(shù)： | 41/98頁(yè) |
| 文件大?。?/td> | 1546K |
| 代理商： | SM34020AHTM32 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)當(dāng)前第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
46
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
cycle timing examples (continued)
This VRAM cycle (Figure 24) is performed when a pixel-write instruction is executed with the CST bit in DPYCTL
set. This cycle is indicated by TR/QE and WE low and SF and CAS high at the time RAS goes low. This cycle
does not require the use of SOE of the VRAM and does not affect the status of the serial I/O pins. During the
address portion of the cycle, the status on LAD0--LAD3 indicates that a CPU-initiated VRAM
register-to-memory transfer (status code = 0101) is being performed. Although PGMD and SIZE16 are ignored
on this cycle, they should be held at valid levels as shown.
Q4
Q1
Q2
Q3
Q1
Q2
Q3
Q4
Q1
Row
Address
Tap Point
GI
LAD
CAMD
RCA
ALTCH
RAS
CAS
WE
TR/QE
SF
DDIN
DDOUT
LRDY
PGMD
SIZE16
BUSFLT
R0
R1
Q4
See clock stretch, page 21.
Figure 24. Serial-Data-Register-to-Memory Cycle Timing (VRAM-Alternate-Write Transfer)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SM563 | 4-BIT, MROM, MICROCONTROLLER, PQFP64 |
| SM565 | 4-BIT, MROM, MICROCONTROLLER, PQFP100 |
| SM5K7 | 4-BIT, MROM, MICROCONTROLLER |
| SM5L3 | 4-BIT, MROM, MICROCONTROLLER, PQFP80 |
| SM802104UMG | 212.5 MHz, OTHER CLOCK GENERATOR, QCC24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SM34020AHTM40 | 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR |
| SM34020APCM40 | 制造商:Texas Instruments 功能描述:Graphics System Processor 144-Pin PQFP 制造商:Texas Instruments 功能描述:GRAPHICS SYS PROCESSOR 144PQFP - Trays |
| SM34020GMB30 | 制造商:Texas Instruments 功能描述: |
| SM34061A WAF | 制造商:Texas Instruments 功能描述: |
| SM34061GB | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Non-VGA Video Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。