參數(shù)資料
型號: SM34020AHTM32
廠商: TEXAS INSTRUMENTS INC
元件分類: 圖形處理器
英文描述: GRAPHICS PROCESSOR, CQFP132
封裝: CERAMIC, QFP-132
文件頁數(shù): 31/98頁
文件大?。?/td> 1546K
代理商: SM34020AHTM32
SMJ34020A
GRAPHICS SYSTEM PROCESSOR
SGUS011D -- APRIL 1991 -- REVISED SEPTEMBER 2004
37
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
cycle timing examples (continued)
Clock stretch is a special 1-megabit VRAM control cycle that is executed when VEN in the CONFIG I/O register
is set and PMASKL and/or PMASKH are written (Figure 16). This cycle is indicated by CAS,WE,TR/QE, and
SF high at the falling edge of RAS and SF low at the falling edge of CAS. As the plane mask is copied to the
PMASK register(s), it is also output on LAD to be written to a special register on the VRAM that is used in
subsequent cycles requiring a write mask. During the address portion of the cycle, the status on LAD0--LAD3
indicates a write-mask load is being performed (status code = 0110). Although CAMD, PGMD, and SIZE16 are
ignored on this cycle, they should be held at valid levels as shown.
Q4
Q1
Q2
Q3
Q1
Q2
Q3
Q4
Q1
Q2
Q3
Q1
PMASK Row
PMASK Address
PMASK Data
Zero Address
Q2
Q3
Q4
Q1
Not PMASK Data
PMASK Column
All-Zero Address
Write to the PMASK I/ORegister
Load-Write-Mask Cycle
GI
LAD
CAMD
RCA
ALTCH
RAS
CAS
WE
TR/QE
SF
DDIN
DDOUT
LRDY
PGMD
SIZE16
BUSFLT
R0
R1
Q4
See clock stretch, page 21.
Figure 16. Load-Write-Mask-Cycle Timing
相關PDF資料
PDF描述
SM563 4-BIT, MROM, MICROCONTROLLER, PQFP64
SM565 4-BIT, MROM, MICROCONTROLLER, PQFP100
SM5K7 4-BIT, MROM, MICROCONTROLLER
SM5L3 4-BIT, MROM, MICROCONTROLLER, PQFP80
SM802104UMG 212.5 MHz, OTHER CLOCK GENERATOR, QCC24
相關代理商/技術參數(shù)
參數(shù)描述
SM34020AHTM40 制造商:TI 制造商全稱:Texas Instruments 功能描述:GRAPHICS SYSTEM PROCESSOR
SM34020APCM40 制造商:Texas Instruments 功能描述:Graphics System Processor 144-Pin PQFP 制造商:Texas Instruments 功能描述:GRAPHICS SYS PROCESSOR 144PQFP - Trays
SM34020GMB30 制造商:Texas Instruments 功能描述:
SM34061A WAF 制造商:Texas Instruments 功能描述:
SM34061GB 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Non-VGA Video Controller