參數(shù)資料
型號: SM320C30HFGM50
廠商: TEXAS INSTRUMENTS INC
元件分類: 數(shù)字信號處理
英文描述: 32-BIT, 50 MHz, OTHER DSP, CQFP196
封裝: NONCONDUCTIVE TIE BAR, CERAMIC, QFP-196
文件頁數(shù): 47/48頁
文件大小: 874K
代理商: SM320C30HFGM50
SMJ320C30
DIGITAL SIGNAL PROCESSOR
SGUS014H -- FEBRUARY 1991 -- REVISED JUNE 2004
8
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251--1443
Pin Functions (Continued)
PIN
TYPE
DESCRIPTION
CONDITIONS
WHEN
NAME
QTY
TYPE
DESCRIPTION
WHEN
SIGNAL IS Z TYPE§
SERIAL PORT 0 SIGNALS
CLKX0
1
I/O/Z
Serial port 0 transmit clock. CLKX0 is the serial-shift clock for the serial port 0
transmitter.
S
R
DX0
1
I/O/Z
Data transmit output. Serial port 0 transmits serial data on DX0.
S
R
FSX0
1
I/O/Z
Frame synchronization pulse for transmit. The FSX0 pulse initiates the transmit-data
process over DX0.
S
R
CLKR0
1
I/O/Z
Serial port 0 receive clock. CLKR0 is the serial-shift clock for the serial port 0 receiver.
S
R
DR0
1
I/O/Z
Data receive. Serial port 0 receives serial data on DR0.
S
R
FSR0
1
I/O/Z
Frame synchronization pulse for receive. The FSR0 pulse initiates the receive-data
process over DR0.
S
R
SERIAL PORT 1 SIGNALS
CLKX1
1
I/O/Z
Serial port 1 transmit clock. CLKX1 is the serial-shift clock for the serial port 1
transmitter.
S
R
DX1
1
I/O/Z
Data transmit output. Serial port 1 transmits serial data on DX1.
S
R
FSX1
1
I/O/Z
Frame synchronization pulse for transmit. The FSX1 pulse initiates the transmit-data
process over DX1.
S
R
CLKR1
1
I/O/Z
Serial port 1 receive clock. CLKR1 is the serial-shift clock for the serial port 1 receiver.
S
R
DR1
1
I/O/Z
Data receive. Serial port 1 receives serial data on DR1.
S
R
FSR1
1
I/O/Z
Frame synchronization pulse for receive. The FSR1 pulse initiates the receive-data
process over DR1.
S
R
TIMER 0 SIGNALS
TCLK0
1
I/O/Z
Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an
output, TCLK0 outputs pulses generated by timer 0.
S
R
TIMER 1 SIGNALS
TCLK1
1
I/O/Z
Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an
output, TCLK1 outputs pulses generated by timer 1.
S
R
SUPPLY AND OSCILLATOR SIGNALS (see Note 1)
VDD
4
I
5-V supply
IODVDD
2
I
5-V supply
ADVDD
2
I
5-V supply
PDVDD
1
I
5-V supply
DDVDD
2
I
5-V supply
MDVDD
1
I
5-V supply
VSS
4
I
Ground
DVSS
4
I
Ground
CVSS
2
I
Ground
I = input, O = output, Z = high-impedance state, NC = no connect
For GB package
§ S=SHZ active, H = HOLD active, R = RESET active
Recommended decoupling capacitor is 0.1 μF.
NOTE 1: CVSS,VSS, and IVSS are on the same plane.
相關(guān)PDF資料
PDF描述
SM320C31GFM27 32-BIT, 27 MHz, OTHER DSP, CPGA141
SM320C30HUM25 32-BIT, 25 MHz, OTHER DSP, CQFP196
SM320C30HTM28 32-BIT, 28 MHz, OTHER DSP, CQFP196
SM320C30HFGM25 32-BIT, 25 MHz, OTHER DSP, CQFP196
SM320C30HFGM28 32-BIT, 28 MHz, OTHER DSP, CQFP196
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SM320C31 WAF 制造商:Texas Instruments 功能描述:
SM320C31GFAM40 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
SM320C31GFAM50 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 50MHZ 25MIPS 141CPGA - Trays
SM320C31GFAS60 制造商:Texas Instruments 功能描述:3RD GENERATION DSP, 60 MHZ - Trays
SM320C31HFGM40 制造商:Texas Instruments 功能描述:DSP FLOATING PT 32BIT 40MHZ 20MIPS 132CFPAK - Trays