- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385814 > SAA7712 (NXP Semiconductors N.V.) Sound effects DSP PDF資料下載
參數(shù)資料
| 型號： | SAA7712 |
| 廠商： | NXP Semiconductors N.V. |
| 英文描述： | Sound effects DSP |
| 中文描述： | DSP的音效 |
| 文件頁數(shù)： | 23/44頁 |
| 文件大小： | 178K |
| 代理商： | SAA7712 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當(dāng)前第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
1999 Aug 05
23
Philips Semiconductors
Preliminary specification
Sound effects DSP
SAA7712H
8.6.6
A
CKNOWLEDGE
The number of data bits transferred between the START
and STOP conditions from the transmitter to the receiver
is not limited. Each byte of eight bits is followed by one
acknowledge bit (see Fig.13). The acknowledge bit is a
HIGH-level left on the bus by the transmitter whereas the
master generates an extra acknowledge related clock
pulse.
A slave receiver which is addressed must generate an
acknowledge after the reception of each byte. Also a
master must generate an acknowledge after the reception
of each byte that has been clocked out of the slave
transmitter. The device that acknowledges has to pull
down the SDA line (left HIGH by the transmitter) during the
acknowledge clock pulse, so that the SDA line is stable
LOW during the HIGH period of the acknowledge related
clock pulse.
Set-up and hold times must be taken into account.
A master receiver must signal an end of data to the
transmitter by not generating an acknowledge on the last
byte that has been clocked out of the slave. In this event
the transmitter must leave the data line HIGH to enable the
master to generate a STOP condition (see Fig.14).
8.6.7
S
TATE OF THE
I
2
C-
BUS INTERFACE DURING AND
AFTER
P
OWER
-
ON RESET
Duringreset(seeSection 8.8),theinternalSDAlineiskept
HIGH and pin SDA is therefore high-impedance. The SDA
line remains HIGH until a master pulls it down to initiate
communication.
Fig.14 Acknowledge on the I
2
C-bus.
handbook, full pagewidth
MGS219
S
START condition
1
2
7
8
9
data output
by receiver
SCL from
master
clock pulse for
acknowledgement
data output
by transmitter
acknowledge
not acknowledge
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA8110G | Digital Signal Processor (DSP) for cameras(應(yīng)用于照相中的數(shù)字信號處理器) |
| SAA8122A | Digital Still Camera Processor (ImagIC family)(數(shù)字靜態(tài)照相處理器) |
| SAA8122AEL | Digital Still Camera Processor ImagIC family |
| SAB-C504-2R24M | 8-Bit CMOS Microcontroller |
| SAB-C504-2R40M | 8-Bit CMOS Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA7712H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Sound effects DSP |
| SAA7715 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Signal Processor |
| SAA7715H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Signal Processor |
| SAA7724H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Car radio digital signal processor |
| SAA7740 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Digital Audio Processing IC DAPIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。
