參數(shù)資料
型號(hào)： SAA7712
廠商： NXP Semiconductors N.V.
英文描述： Sound effects DSP
中文描述： DSP的音效
文件頁(yè)數(shù)： 16/44頁(yè)
文件大小： 178K
代理商： SAA7712
1999 Aug 05
16
Philips Semiconductors
Preliminary specification
Sound effects DSP
SAA7712H
8.2.2
S
LAVE
I
2
S-
BUS INPUTS
The SAA7712H has two slave I
2
S-bus inputs, I
2
S_IN1 and
I
2
S_IN2 with respective data lines I
2
S_IN1_DATA and
I
2
S_IN2_DATA, word select lines I
2
S_IN1_WS and
I
2
S_IN2_WS and bit clock lines I
2
S_IN1_BCK and
I
2
S_IN2_BCK. The external source is master and supplies
the bit clock and word select. The I
2
C-bus bits
audio_format(2 to 0) allow for selection of the desired
I
2
S-bus format (see Table 13). The bits, needed for
selecting a certain format, are explained in Table 2.
The input circuitry is limited in handling the number of BCK
pulses per WS period. If the word rate of the selected
digital input source is f
s
, the bit clock must be a continuous
clock in the range of 16f
s
≤
f
bit(CLK)
≤
256f
s
. The minimum
limit of the audio sample frequency is determined by
1
18
f
SCL
. The maximum limit of the audio sample frequency
is determined by DSP_clock/481 Hz.
Table 2
I
2
C-bus audio_format mode bits (0FF9H,
see Table 13)
The selection of the DSP input among the decimated
analog input and the I
2
S-bus inputs I
2
S_IN1 and I
2
S_IN2
is controlled with I
2
C-bus bit audio_source (see Table 13).
The meaning of this bit can be found in Table 3.
AUDIO_FORMAT
OUTPUT
BIT 9
BIT 8
BIT 7
0
0
0
internal format (for test
purposes only)
LSB-justified, 16 bits
LSB-justified, 18 bits
LSB-justified, 20 bits
standard I
2
S-bus (default)
1
0
1
1
0
1
0
1
0
Table 3
I
2
C-bus audio_source mode bit (0FF9H,
see Table 13)
8.2.3
M
ASTER
I
2
S-
BUS INPUTS AND OUTPUTS
For the co-processor I/O interface, the SAA7712H acts as
a master. The SAA7712H supplies both the bit clock and
word select. The I
2
C-bus bits host_io_format(1 and 0)
allow for selection of the desired I
2
S-bus format (see
Table 13).
The bits needed for selecting a certain format are given in
Table 4.
All I
2
S-bus output lines, I
2
S_IO_WS, I
2
S_IO_BCK,
I
2
S_IO_OUT1 and I
2
S_IO_OUT2, can be 3-stated with
I
2
C-bus bit en_host_io (see Table 13).
The word select and bit clock of the co-processor I/O
interface are derived from the word select and bit clock of
the audio source selected according to Table 3.
The incoming bit clock can be divided by 1, 2, 4 or 8
depending on the needs of an external connected
co-processor. These selections can be done with I
2
C-bus
bits cloop_mode(2 to 0) (see Table 13). The meaning of
these bits is shown in Table 5.
AUDIO_SOURCE
OUTPUT
Bit 5
0
1
I
2
S_IN1 (default)
I
2
S_IN2
相關(guān)PDF資料
PDF描述
SAA8110G Digital Signal Processor (DSP) for cameras(應(yīng)用于照相中的數(shù)字信號(hào)處理器)
SAA8122A Digital Still Camera Processor (ImagIC family)(數(shù)字靜態(tài)照相處理器)
SAA8122AEL Digital Still Camera Processor ImagIC family
SAB-C504-2R24M 8-Bit CMOS Microcontroller
SAB-C504-2R40M 8-Bit CMOS Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SAA7712H 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Sound effects DSP
SAA7715 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital Signal Processor
SAA7715H 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital Signal Processor
SAA7724H 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Car radio digital signal processor
SAA7740 制造商:PHILIPS 制造商全稱(chēng):NXP Semiconductors 功能描述:Digital Audio Processing IC DAPIC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*