參數(shù)資料
型號: S29PL127J70BFI000
廠商: SPANSION LLC
元件分類: PROM
英文描述: 8M X 16 FLASH 3V PROM, 70 ns, PBGA80
封裝: 11 X 8 MM, LEAD FREE, FBGA-80
文件頁數(shù): 16/97頁
文件大?。?/td> 3042K
代理商: S29PL127J70BFI000
September 7, 2007 S29PL-J_00_A10
S29PL-J
23
Da ta
Sh e e t
(Adv a n ce
In f o r m ation)
10.1.1
Random Read (Non-Page Read)
Address access time (tACC) is equal to the delay from stable addresses to valid output data. The chip enable
access time (tCE) is the delay from the stable addresses and stable CE# to valid data at the output inputs. The
output enable access time is the delay from the falling edge of the OE# to valid data at the output inputs
(assuming the addresses have been stable for at least tACC–tOE time).
10.1.2
Page Mode Read
The device is capable of fast page mode read and is compatible with the page mode Mask ROM read
operation. This mode provides faster read access speed for random locations within a page. Address bits
Amax–A3 select an 8 word page, and address bits A2–A0 select a specific word within that page. This is an
asynchronous operation with the microprocessor supplying the specific word location.
The random or initial page access is tACC or tCE and subsequent page read accesses (as long as the
locations specified by the microprocessor falls within that page) is equivalent to tPACC. When CE# (CE1# and
CE#2 in PL129J) is deasserted (=VIH), the reassertion of CE# (CE1# or CE#2 in PL129J) for subsequent
access has access time of tACC or tCE. Here again, CE# (CE1# /CE#2 in PL129J)selects the device and OE#
is the output control and should be used to gate data to the output inputs if the device is selected. Fast page
mode accesses are obtained by keeping Amax–A3 constant and changing A2–A0 to select the specific word
within that page.
10.2
Simultaneous Read/Write Operation
In addition to the conventional features (read, program, erase-suspend read, erase-suspend program, and
program-suspend read), the device is capable of reading data from one bank of memory while a program or
erase operation is in progress in another bank of memory (simultaneous operation). The bank can be
selected by bank addresses (PL127J: A22–A20, PL129J and PL064J: A21–A19, PL032J: A20–A18) with
zero latency.
The simultaneous operation can execute multi-function mode in the same bank.
Table 10.3 Page Select
Word
A2
A1
A0
Word 0
0
Word 1
0
1
Word 2
0
1
0
Word 3
0
1
Word 4
1
0
Word 5
1
0
1
Word 6
1
0
Word 7
1
Table 10.4 Bank Select
Bank
PL127J: A22–A20, PL064J: A21–A19, PL032J: A20–A18
Bank A
000
Bank B
001, 010, 011
Bank C
100, 101, 110
Bank D
111
Bank
CE1#
CE2#
PL129J: A21–A20
Bank 1A
0
1
00
Bank 1B
0
1
01, 10, 11
Bank 2A
1
0
00, 01, 10
Bank 2B
1
0
11
相關(guān)PDF資料
PDF描述
S29XS064R0PBHW010 4M X 16 FLASH 1.8V PROM, 80 ns, PBGA44
S2C3R-1-12-H 4000 MHz - 12000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2 dB INSERTION LOSS
S2C5R-1-12-RC 4000 MHz - 18000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 2.8 dB INSERTION LOSS
S2H3R-1H 10 MHz - 1000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 1.2 dB INSERTION LOSS
S2L1R-RC 1000 MHz - 2000 MHz RF/MICROWAVE SGL POLE DOUBLE THROW SWITCH, 0.9 dB INSERTION LOSS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S29PL127J70TAI130 制造商:Spansion 功能描述: 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16 70NS 56TSOP - Trays
S29PL127J70TFI130 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16 70NS 56TSOP - Trays
S29PL127J70TFI131 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16 70NS 56TSOP - Rail/Tube
S29PL127J70TFI132 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16 70NS 56TSOP - Tape and Reel
S29PL127J70TFI133 制造商:Spansion 功能描述:FLASH PARALLEL 3V/3.3V 128MBIT 8MX16 70NS 56TSOP - Tape and Reel