參數資料
型號: S1C60N05D0A0100
元件分類: 微控制器/微處理器
英文描述: MICROCONTROLLER, UUC53
封裝: DIE-53
文件頁數: 61/95頁
文件大?。?/td> 736K
代理商: S1C60N05D0A0100
67
7674F–AVR–09/09
ATmega164P/324P/644P
If low level interrupt is selected, the low level must be held until the completion of the currently
executing instruction to generate an interrupt. If enabled, a level triggered interrupt will generate
an interrupt request as long as the pin is held low. When changing the ISCn bit, an interrupt can
occur. Therefore, it is recommended to first disable INTn by clearing its Interrupt Enable bit in
the EIMSK Register. Then, the ISCn bit can be changed. Finally, the INTn interrupt flag should
be cleared by writing a logical one to its Interrupt Flag bit (INTFn) in the EIFR Register before the
interrupt is re-enabled.
Note:
1. n = 3, 2, 1or 0.
When changing the ISCn1/ISCn0 bits, the interrupt must be disabled by clearing its Interrupt
Enable bit in the EIMSK Register. Otherwise an interrupt can occur when the bits are changed
11.2.2
EIMSK – External Interrupt Mask Register
Bits 2:0 – INT2:0: External Interrupt Request 2 - 0 Enable
When an INT2:0 bit is written to one and the I-bit in the Status Register (SREG) is set (one), the
corresponding external pin interrupt is enabled. The Interrupt Sense Control bits in the External
Interrupt Control Register, EICRA, defines whether the external interrupt is activated on rising or
falling edge or level sensed. Activity on any of these pins will trigger an interrupt request even if
the pin is enabled as an output. This provides a way of generating a software interrupt.
11.2.3
EIFR –External Interrupt Flag Register
Bits 2:0 – INTF2:0: External Interrupt Flags 2 - 0
When an edge or logic change on the INT2:0 pin triggers an interrupt request, INTF2:0 becomes
set (one). If the I-bit in SREG and the corresponding interrupt enable bit, INT2:0 in EIMSK, are
set (one), the MCU will jump to the interrupt vector. The flag is cleared when the interrupt routine
is executed. Alternatively, the flag can be cleared by writing a logical one to it. These flags are
always cleared when INT2:0 are configured as level interrupt. Note that when entering sleep
mode with the INT2:0 interrupts disabled, the input buffers on these pins will be disabled. This
may cause a logic change in internal signals which will set the INTF2:0 flags. See “Digital Input
Table 11-1.
Interrupt Sense Control(1)
ISCn1
ISCn0
Description
0
The low level of INTn generates an interrupt request.
0
1
Any edge of INTn generates asynchronously an interrupt request.
1
0
The falling edge of INTn generates asynchronously an interrupt request.
1
The rising edge of INTn generates asynchronously an interrupt request.
Bit
76543210
INT2
INT1
IINT0
EIMSK
Read/Write
RRRRR
R/W
Initial Value
00000000
Bit
76543210
INTF2
INTF1
IINTF0
EIFR
Read/Write
R/W
RRRR
R/W
Initial Value
00000000
相關PDF資料
PDF描述
S1C621A0F0A0100 MICROCONTROLLER, PQFP80
S1C63158D0A010P 4-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC53
S1C7XXXF00E199 16-BIT, 90 MHz, RISC MICROCONTROLLER, PQFP
S2041 PHOTO TRANSISTOR DETECTOR
S3P44R10 TRIGGER OUTPUT SOLID STATE RELAY, 4000 V ISOLATION-MAX
相關代理商/技術參數
參數描述
S1C60N08 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C60N16 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C60R08 制造商:EPSON 制造商全稱:EPSON 功能描述:4-bit Single Chip Microcomputer
S1C63004 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller
S1C63008 制造商:EPSON 制造商全稱:EPSON 功能描述:CMOS 4-bit Single Chip Microcontroller