- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98067 > S-4561A 16 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC166 PDF資料下載
參數(shù)資料
| 型號： | S-4561A |
| 元件分類： | 顯示控制器 |
| 英文描述： | 16 X 60 DOTS DOT MAT LCD DRVR AND DSPL CTLR, UUC166 |
| 封裝： | 7.65 X 2 MM, DIE-166 |
| 文件頁數(shù)： | 46/48頁 |
| 文件大?。?/td> | 427K |
| 代理商： | S-4561A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁當(dāng)前第46頁第47頁第48頁
LCD Controller-Driver
S-4561A
Seiko Instruments Inc.
7
Table 8 Chip Identification Mark Coordinates
Chip Identification
Mark
X-Coordinates
Y-Coordinates
A
B
- 3660
3669
625
- 590
s Function Explanation
1.
Interface
Serial and parallel interfaces are built in. Either one can be selected by changing over the P/SX terminal. The parallel
interface can respond to both 4- and 8-bit parallel data transmission. Namely, data is transmitted once in the 8-bit interface
or twice in the 4-bit interface. The CPU interfaces with respective instruction codes and several kinds of data via the
instruction decoder and the data holder.
Data is read from each memory via the data holder. Through the ADDRESS SETTING Command, the contents of the
memory are read once into the data holder, and are output through the next READ command. Then, the next data is read
into the data holder.
Parallel and serial interfaces execute and finish all instructions within the Enable or Clock cycle specified in accordance with
timing characteristics. Because the “BUSY” state is cleared within the cycle time, instructions can be executed in succession
without confirming the “BUSY.”
1.1 Parallel Interface
The parallel interface is engaged when the P/SX terminal is “H.” Connect and fix the P/SX terminal to VDD.
Table 9 Interface
Figure 3 8-Bit Length Parallel Interface (68-Family CPU)
Figure 4 8-Bit Length Parallel Interface (80-Family CPU)
Pin Name
C86=0: 80-Family MPU
C86=1: 68-Family MPU
RS
ERD
E
R/WX
WR
R/WX
DB(7:0)
RS
E
R/WX
DB0 to DB7
[Example: 8-Bit Length Parallel Interface] (68-Family CPU)
Instruction
Data Write
Address
Data
Instruction
Write
Data
Write
Address
Read
Data
Read
RS
E (RD)
R/WX (WR)
DB0 to DB7
[Example: 8-Bit Length Parallel Interface] (80-Family CPU)
Instruction
Data Write
Address
Data
Write
Instruction
Data
Write
Address
Read
Data
Read
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S-75L86ANC-5L8-TFG | LV/LV-A/LVX/H SERIES, 2-INPUT XOR GATE, PDSO5 |
| S-75V86ANC-5V8-TFG | AHC/VHC SERIES, 2-INPUT XOR GATE, PDSO5 |
| S-75V08ANC-5V2-TFG | AHC/VHC SERIES, 2-INPUT AND GATE, PDSO5 |
| S-75V00ANC-5V1-TFG | AHC/VHC SERIES, 2-INPUT NAND GATE, PDSO5 |
| S-75V00ANC-5V1-TF | AHC/VHC SERIES, 2-INPUT NAND GATE, PDSO5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S-4562A | 制造商:SII 制造商全稱:Seiko Instruments Inc 功能描述:LCD CONTROLLER DRIVER |
| S4565-8 | 制造商:DANAHER - INDUSTRIAL/SPECIALTY 功能描述:ENDBELL ADAPTER |
| S-4568 | 制造商:WAVETEK 功能描述:S-4568 |
| S4-56R-E | 功能描述:端子 Tubular Ring term non-insulated 4 RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
| S4-56R-T | 功能描述:端子 #4 5/16" RING TERM RoHS:否 制造商:AVX 產(chǎn)品:Junction Box - Wire to Wire 系列:9826 線規(guī):26-18 接線柱/接頭大小: 絕緣: 顏色:Red 型式:Female 觸點(diǎn)電鍍:Tin over Nickel 觸點(diǎn)材料:Beryllium Copper, Phosphor Bronze 端接類型:Crimp |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。