- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361294 > QL8250 (Electronic Theatre Controls, Inc.) LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM PDF資料下載
參數(shù)資料
| 型號： | QL8250 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| 中文描述： | 低功耗FPGA配合力性能密度和嵌入式內(nèi)存 |
| 文件頁數(shù)： | 15/49頁 |
| 文件大小： | 739K |
| 代理商： | QL8250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
Preliminary
5
#$
There is one dedicated clock in the two larger devices of the Eclipse-II Family (QL8325 and
QL8250). This clock connects to the clock input of the LogicCell and I/O registers, and RAM
blocks through a hardwired connection and is multiplexed with the programmable clock input.
The dedicated clock provides a fast global network with low skew. Users have the ability to select
either the dedicated clock or the programmable clock (
0
).
##
3/1,
NOTE:
&1&&'&1@/='
.9/&*>
!#""/
Each bank of I/Os has two input-only pins that can be programmed to drive the RST, CLK, and
EN inputs of I/Os in that bank. These input-only pins also serve as high drive inputs to a quadrant.
These buffers can be driven by the internal logic both as an I/O control or high drive. The
performance of these drives is presented in
< 8
.
"
Eclipse-II devices are delivered with six types of routing resources as follows: short (sometimes
called segmented) wires, dual wires, quad wires, express wires, distributed networks, and default
wires. Short wires span the length of one logic cell, always in the vertical direction. Dual wires run
horizontally and span the length of two logic cells. Short and dual wires are predominantly used
for local connections. Default wires supply VCC and GND (Logic ‘1’ and Logic ‘0’) to each
column of logic cells.
Quad wires have passive link interconnect elements every fourth logic cell. As a result, these wires
are typically used to implement intermediate length or medium fan-out nets.
A!"%&*!98'#$
""
<<.05
#.057
+
I/O (far)
1.00 ns
1.14 ns
I/O (near)
0.63 ns
0.78 ns
Skew
0.37 ns
0.36 ns
Programmable Clock or
General Routing
Dedicated Clock
CLK
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL8325 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL80FC-APB456C | Telecomm/Datacomm |
| QL80FC-APB456I | Telecomm/Datacomm |
| QL80FC-APQ208C | Telecomm/Datacomm |
| QL80FC-APQ208I | Telecomm/Datacomm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL8250-6PQN208C-5690 | 制造商:QuickLogic Corporation 功能描述: |
| QL8250-6PQN208C-5691 | 制造商:QuickLogic Corporation 功能描述: |
| QL82SD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PB516 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PQ208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。