- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361294 > QL8250 (Electronic Theatre Controls, Inc.) LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM PDF資料下載
參數(shù)資料
| 型號： | QL8250 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| 中文描述： | 低功耗FPGA配合力性能密度和嵌入式內(nèi)存 |
| 文件頁數(shù)： | 12/49頁 |
| 文件大?。?/td> | 739K |
| 代理商： | QL8250 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
Preliminary
0
or registered. This is identical to that of the flow for the output cell. For combinatorial control
operation data is routed from the logic array through a multiplexer to the three-state control. The
IOCTRL pins can directly drive the OE and CLK signals for all I/O cells within the same bank.
For registered control operation, the array logic drives the D input of the OE cell register which
in turn drives the three-state control through a multiplexer. The multiplexer allows either a
combinatorial or a registered signal to be driven to the three-state control.
When I/O pins are unused, the OE controls can be permanently disabled, allowing the output cell
register to be used for registered feedback into the logic array.
I/O cell registers are controlled by clock, clock enable, and reset signals, which can come from
the regular routing resources, from one of the global networks, or from two IOCTRL input pins
per bank of I/O's. The CLK and RESET signals share common lines, while the clock enables for
each register can be independently controlled. I/O interface support is programmable on a per
bank basis. The two larger Eclipse-II devices contain eight I/O banks.The two smaller Eclipse-II
devices contain two I/O banks per device.
3
illustrates the I/O bank configurations.
Each I/O bank is independent of other I/O banks and each I/O bank has its own VCCIO and
INREF supply inputs. A mixture of different I/O standards can be used on the device; however,
there is a limitation as to which I/O standards can be supported within a given bank. Only
standards that share a common VCCIO and INREF can be shared within the same bank (e.g. PCI
and LVTTL).
+"
)*,
&
Each I/O has programmable slew rate capability—the slew rate can be either fast or slow. The
slower rate can be used to reduce the switching times of each I/O.
Embedded RAM Blocks
PLL
PLL
Fabric
Embeded Computational Units
Embedded RAM Blocks
PLL
PLL
VCCIO 0
INREF 0
VCCIO 1
INREF 1
VCCIO 2
INREF 2
VCCIO 3
INREF 3
INREF 4
VCCIO 4
INREF 5
VCCIO 5
INREF 6
VCCIO 6
INREF 7
VCCIO 7
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| QL8325 | LOW POWER FPGA COMBINING PERFORMANCE DENSITY AND EMBEDED RAM |
| QL80FC-APB456C | Telecomm/Datacomm |
| QL80FC-APB456I | Telecomm/Datacomm |
| QL80FC-APQ208C | Telecomm/Datacomm |
| QL80FC-APQ208I | Telecomm/Datacomm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| QL8250-6PQN208C-5690 | 制造商:QuickLogic Corporation 功能描述: |
| QL8250-6PQN208C-5691 | 制造商:QuickLogic Corporation 功能描述: |
| QL82SD | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PB516 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
| QL82SD-PQ208 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10 High Speed Bus LVDS Serial Links bandwidth up to 5 Gbps |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。