- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄190254 > PSD813F2-15JT (STMICROELECTRONICS) 128K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 PDF資料下載
參數(shù)資料
| 型號(hào)： | PSD813F2-15JT |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 128K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| 封裝： | PLASTIC, LCC-52 |
| 文件頁(yè)數(shù)： | 50/103頁(yè) |
| 文件大?。?/td> | 1180K |
| 代理商： | PSD813F2-15JT |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)
PSD8XXF2/3/4/5
50/103
Table 19. Port Operating Modes
Note: 1. Can be multiplexed with other I/O functions.
Table 20. Port Operating Mode Settings
Note: 1. N/A = Not Applicable
2. The direction of the Port A,B,C, and D pins are controlled by the Direction Register ORed with the individual output enable product
term (.oe) from the CPLD AND Array.
3. Any of these three methods enables the JTAG pins on Port C.
Port Mode
Port A
Port B
Port C
Port D
MCU I/O
Yes
PLD I/O
McellAB Outputs
McellBC Outputs
Additional Ext. CS Outputs
PLD Inputs
Yes
No
Yes
No
Yes
No
Yes
No
Yes
No
Yes
Address Out
Yes (A7 – 0)
or (A15 – 8)
No
Address In
Yes
Data Port
Yes (D7 – 0)
No
Peripheral I/O
Yes
No
JTAG ISP
No
Yes1
No
Mode
Defined in
PSDabel
Defined in
PSD8XXFX
Configuration
Control
Register
Setting
Direction
Register
Setting
VM
Register
Setting
JTAG Enable
MCU I/O
Declare pins only
N/A1
0
1 = output,
0 = input
(Note 2)
N/A
PLD I/O
Logic equations
N/A
(Note 2)
N/A
Data Port (Port A)
N/A
Specify bus type
N/A
Address Out
(Port A,B)
Declare pins only
N/A
1
1 (Note 2)
N/A
Address In
(Port A,B,C,D)
Logic for equation
Input Macrocells
N/A
Peripheral I/O
(Port A)
Logic equations
(PSEL0 & 1)
N/A
PIO bit = 1
N/A
JTAG ISP (Note 3)
JTAGSEL
JTAG
Configuration
N/A
JTAG_Enable
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PSD813F5V-20MT | 128K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52 |
| PSD853F2-15JIT | 128K X 8 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQCC52 |
| PSD833F2-15M | 1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP52 |
| PSD835G2V-B-90MI | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
| PSD835G2V-B-90U | Configurable Memory System on a Chip for 8-Bit Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PSD813F2-15M | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F2-15MI | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F2-15MIT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F2-15MT | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Flash In-System Programmable ISP Peripherals For 8-bit MCUs |
| PSD813F2-15U | 制造商:WSI 功能描述: 制造商:WSI 功能描述:1M X 1 FLASH, 27 I/O, PIA-GENERAL PURPOSE, PQFP64 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。