TM Family Datasheet Page 72 of 81 June 2009 – " />
參數(shù)資料
型號(hào)： PI7C9X20505GPBNDE
廠商： Pericom
文件頁(yè)數(shù)： 70/81頁(yè)
文件大?。?/td> 0K
描述： IC PCIE PACKET SWITCH 256BGA
產(chǎn)品變化通告： Copper Wire Change 26/Sept/2011
標(biāo)準(zhǔn)包裝： 90
系列： GreenPacket™
應(yīng)用： 封裝開關(guān)，5 端口/5 線道
接口： PCI Express
封裝/外殼： 256-BGA
供應(yīng)商設(shè)備封裝： 256-PBGA（17x17）
包裝： 托盤
安裝類型： 表面貼裝
PI7C9X20505GP
5Port-5Lane PCI Express Switch
GreenPacket
TM Family
Datasheet
Page 72 of 81
June 2009 – Revision 1.5
Pericom Semiconductor
10 IEEE 1149.1 COMPATIBLE JTAG CONTROLLER
An IEEE 1149.1 compatible Test Access Port (TAP) controller and associated TAP pins are provided to support
boundary scan in PI7C9X20505GP for board-level continuity test and diagnostics. The TAP pins assigned are TCK,
TDI, TDO, TMS and TRST_L. All digital input, output, input/output pins are tested except TAP pins.
10.1 INSTRUCTION REGISTER
The IEEE 1149.1 Test Logic consists of a TAP controller, an instruction register, and a group of test data registers
including Bypass and Boundary Scan registers. The TAP controller is a synchronous 16-state machine driven by the
Test Clock (TCK) and the Test Mode Select (TMS) pins. An independent power on reset circuit is provided to
ensure the machine is in TEST_LOGIC_RESET state at power-up.
PI7C9X20505GP implements a 5-bit Instruction register to control the operation of the JTAG logic. The defined
instruction codes are shown in Table 10-1. Those bit combinations that are not listed are equivalent to the BYPASS
(11111) instruction:
Table 10-1 Instruction register codes
Instruction
Operation Code (binary)
Register Selected
Operation
EXTEST
00000
Boundary Scan
Drives / receives off-chip test data
SAMPLE
00001
Boundary Scan
Samples inputs / pre-loads outputs
HIGHZ
00101
Bypass
Tri-states output and I/O pins except TDO pin
CLAMP
00100
Bypass
Drives pins from boundary-scan register and selects Bypass
register for shifts
IDCODE
01100
Device ID
Accesses the Device ID register, to read manufacturer ID, part
number, and version number
BYPASS
11111
Bypass
Selected Bypass Register
INT_SCAN
00010
Internal Scan
Scan test
MEM_BIST
01010
Memory BIST
Memory BIST test
10.2 BYPASS REGISTER
The required bypass register (one-bit shift register) provides the shortest path between TDI and TDO when a bypass
instruction is in effect. This allows rapid movement of test data to and from other components on the board. This
path can be selected when no test operation is being performed on the PI7C9X20505GP.
10.3 DEVICE ID REGISTER
This register identifies Pericom as the manufacturer of the device and details the part number and revision number
for the device.
Table 10-2 JTAG device ID register
Bit
Type
Value
Description
31-28
RO
0001
Version number
27-12
RO
1001001000000100
Last 4 digits (hex) of the die part number
11-1
RO
01000111111
Pericom identifier assigned by JEDEC
0
RO
1
Fixed bit equal to 1’b1
相關(guān)PDF資料
PDF描述
PI7C9X20508GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X440SLBFDE IC PCIE-TO-USB 2.0 CTRLR 128LQFP
PI7C9X442SLBFDE IC PCIE-TO-USB2.0 SWIDGE 128LQFP
PI7C9X7952AFDE IC PCIE-TO-UART BRIDGE 128LQFP
PI7C9X7954AFDE IC PCIE-TO-UART BRIDGE 128LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C9X20508GPANDE 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Rail/Tube
PI7C9X20508GPBEVB 制造商:Pericom Semiconductor Corporation 功能描述:EVAL BOARD - Boxed Product (Development Kits)
PI7C9X20508GPBNDE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 5port 8lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C9X20508GPNDE 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Trays
PI7C9X2G303ELAEVB 制造商:Pericom Semiconductor Corporation 功能描述:Switch IC Development Tools Eval Kit for PI7C9X2G303ELA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*