- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄1962 > PI7C9X20505GPBNDE (Pericom)IC PCIE PACKET SWITCH 256BGA PDF資料下載
參數(shù)資料
| 型號(hào)： | PI7C9X20505GPBNDE |
| 廠(chǎng)商： | Pericom |
| 文件頁(yè)數(shù)： | 48/81頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PCIE PACKET SWITCH 256BGA |
| 產(chǎn)品變化通告： | Copper Wire Change 26/Sept/2011 |
| 標(biāo)準(zhǔn)包裝： | 90 |
| 系列： | GreenPacket™ |
| 應(yīng)用： | 封裝開(kāi)關(guān)，5 端口/5 線(xiàn)道 |
| 接口： | PCI Express |
| 封裝/外殼： | 256-BGA |
| 供應(yīng)商設(shè)備封裝： | 256-PBGA（17x17） |
| 包裝： | 托盤(pán) |
| 安裝類(lèi)型： | 表面貼裝 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)當(dāng)前第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)
PI7C9X20505GP
5Port-5Lane PCI Express Switch
GreenPacket
TM Family
Datasheet
Page 52 of 81
June 2009 – Revision 1.5
Pericom Semiconductor
BIT
FUNCTION
TYPE
DESCRIPTION
23:20
Device/Port Type
RO
Indicates the type of PCI Express logical device.
Reset to 0101b (Upstream port).
Reset to 0110b (Downstream port).
24
Slot Implemented
HwInt
When set, indicates that the PCIe Link associated with this Port is connected
to a slot. This field is valid for downstream port of the switch. The default
value may be changed by the status of strapped pin, SMBus, or auto-loading
from EEPROM.
29:25
Interrupt Message
Number
RO
Read as 0b. No MSI messages are generated in the transparent mode.
31:30
Reserved
RO
Reset to 00b.
7.2.65
DEVICE CAPABILITIES REGISTER – OFFSET E4h
BIT
FUNCTION
TYPE
DESCRIPTION
2:0
Max_Payload_Size
Supported
RO
Indicates the maximum payload size that the device can support for TLPs.
Each port of the Switch supports 256 bytes max payload size. The default
value may be changed by SMBus or auto-loading from EEPROM.
Reset to 001b.
4:3
Phantom Functions
Supported
RO
Indicates the support for use of unclaimed function numbers as Phantom
functions. Read as 00b, since the Switch does not act as a requester.
Reset to 00b.
5
Extended Tag Field
Supported
RO
Indicates the maximum supported size of Tag field as a Requester. Read as 0,
since the Switch does not act as a requester.
Reset to 0b.
8:6
Endpoint L0s
Acceptable Latency
RO
Acceptable total latency that an Endpoint can withstand due to the transition
from L0s state to the L0 state. For Switch, the ASPM software would not
check this value.
Reset to 000b.
11:9
Endpoint L1
Acceptable Latency
RO
Acceptable total latency that an Endpoint can withstand due to the transition
from L1 state to the L0 state. For Switch, the ASPM software would not
check this value.
Reset to 000b.
14:12
Reserved
RO
Reset to 000b.
15
Role_Based Error
Reporting
RO
When set, indicates that the device implements the functionality originally
defined in the Error Reporting ECN. The default value may be changed by
SMBus or auto-loading from EEPROM.
Reset to 1b.
17:16
Reserved
RO
Reset to 00b.
25:18
Captured Slot Power
Limit Value
RO
It applies to Upstream Port only. In combination with the Slot Power Limit
Scale value, specifies the upper limit on power supplied by slot.
This value is set by the Set_Slot_Power_Limit message or hardwired to 00h.
Reset to 00h.
27:26
Captured Slot Power
Limit Scale
RO
It applies to Upstream Port only. Specifies the scale used for the Slot Power
Limit Value.
This value is set by the Set_Slot_Power_Limit message or hardwired to 00b.
Reset to 00b.
31:28
Reserved
RO
Reset to 0h.
7.2.66
DEVICE CONTROL REGISTER – OFFSET E8h
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PI7C9X20508GPBNDE | IC PCIE PACKET SWITCH 256BGA |
| PI7C9X440SLBFDE | IC PCIE-TO-USB 2.0 CTRLR 128LQFP |
| PI7C9X442SLBFDE | IC PCIE-TO-USB2.0 SWIDGE 128LQFP |
| PI7C9X7952AFDE | IC PCIE-TO-UART BRIDGE 128LQFP |
| PI7C9X7954AFDE | IC PCIE-TO-UART BRIDGE 128LQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PI7C9X20508GPANDE | 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Rail/Tube |
| PI7C9X20508GPBEVB | 制造商:Pericom Semiconductor Corporation 功能描述:EVAL BOARD - Boxed Product (Development Kits) |
| PI7C9X20508GPBNDE | 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 5port 8lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray |
| PI7C9X20508GPNDE | 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Trays |
| PI7C9X2G303ELAEVB | 制造商:Pericom Semiconductor Corporation 功能描述:Switch IC Development Tools Eval Kit for PI7C9X2G303ELA |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。