TM Family Datasheet Page 39 of 81 June 2009 – " />
參數(shù)資料
型號(hào)： PI7C9X20505GPBNDE
廠商： Pericom
文件頁(yè)數(shù)： 33/81頁(yè)
文件大?。?/td> 0K
描述： IC PCIE PACKET SWITCH 256BGA
產(chǎn)品變化通告： Copper Wire Change 26/Sept/2011
標(biāo)準(zhǔn)包裝： 90
系列： GreenPacket™
應(yīng)用： 封裝開(kāi)關(guān)，5 端口/5 線道
接口： PCI Express
封裝/外殼： 256-BGA
供應(yīng)商設(shè)備封裝： 256-PBGA（17x17）
包裝： 托盤(pán)
安裝類(lèi)型： 表面貼裝
PI7C9X20505GP
5Port-5Lane PCI Express Switch
GreenPacket
TM Family
Datasheet
Page 39 of 81
June 2009 – Revision 1.5
Pericom Semiconductor
BIT
FUNCTION
TYPE
DESCRIPTION
Error
Message, and the SERR Enable bit in the Bridge Control register is 1.
Reset to 0b.
31
Detected Parity Error
RWC
Set to 1 whenever the secondary side of the port in a Switch receives a
Poisoned TLP.
Reset to 0b.
7.2.17
MEMORY BASE ADDRESS REGISTER – OFFSET 20h
BIT
FUNCTION
TYPE
DESCRIPTION
3:0
Reserved
RO
Reset to 0h.
15:4
Memory Base
Address [15:4]
RW
Defines the bottom address of an address range for the Bridge to determine
when to forward memory transactions from one interface to the other. The
upper 12 bits correspond to address bits [31:20] and are able to be written to.
The lower 20 bits corresponding to address bits [19:0] are assumed to be 0.
Reset to 000h.
7.2.18
MEMORY LIMIT ADDRESS REGISTER – OFFSET 20h
BIT
FUNCTION
TYPE
DESCRIPTION
19:16
Reserved
RO
Reset to 0h.
31:20
Memory Limit
Address [31:20]
RW
Defines the top address of an address range for the Bridge to determine when
to forward memory transactions from one interface to the other. The upper
12 bits correspond to address bits [31:20] and are writable. The lower 20
bits corresponding to address bits [19:0] are assumed to be FFFFFh.
Reset to 000h.
7.2.19
PREFETCHABLE MEMORY BASE ADDRESS REGISTER – OFFSET 24h
BIT
FUNCTION
TYPE
DESCRIPTION
3:0
64-bit addressing
RO
Read as 0001b to indicate 64-bit addressing.
15:4
Prefetchable Memory
Base Address [31:20]
RW
Defines the bottom address of an address range for the Bridge to determine
when to forward memory read and write transactions from one interface to the
other. The upper 12 bits correspond to address bits [31:20] and are writable.
The lower 20 bits are assumed to be 0. The memory base register upper 32
bits contain the upper half of the base address.
Reset to 000h.
7.2.20
PREFETCHABLE MEMORY LIMIT ADDRESS REGISTER – OFFSET 24h
BIT
FUNCTION
TYPE
DESCRIPTION
19:16
64-bit addressing
RO
Read as 0001b to indicate 64-bit addressing.
31:20
Prefetchable Memory
Limit Address
[31:20]
RW
Defines the top address of an address range for the Bridge to determine when
to forward memory read and write transactions from one interface to the
other. The upper 12 bits correspond to address bits [31:20] and are writable.
The lower 20 bits are assumed to be FFFFFh. The memory limit upper 32 bits
register contains the upper half of the limit address.
Reset to 000h.
相關(guān)PDF資料
PDF描述
PI7C9X20508GPBNDE IC PCIE PACKET SWITCH 256BGA
PI7C9X440SLBFDE IC PCIE-TO-USB 2.0 CTRLR 128LQFP
PI7C9X442SLBFDE IC PCIE-TO-USB2.0 SWIDGE 128LQFP
PI7C9X7952AFDE IC PCIE-TO-UART BRIDGE 128LQFP
PI7C9X7954AFDE IC PCIE-TO-UART BRIDGE 128LQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PI7C9X20508GPANDE 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Rail/Tube
PI7C9X20508GPBEVB 制造商:Pericom Semiconductor Corporation 功能描述:EVAL BOARD - Boxed Product (Development Kits)
PI7C9X20508GPBNDE 功能描述:外圍驅(qū)動(dòng)器與原件 - PCI 5port 8lane PCIe PacketSwitch RoHS:否 制造商:PLX Technology 工作電源電壓: 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FCBGA-1156 封裝:Tray
PI7C9X20508GPNDE 制造商:Pericom Semiconductor Corporation 功能描述:5-PORT, 8-LANE, GREENPACKET- PCIE PACKET SWITCH - Trays
PI7C9X2G303ELAEVB 制造商:Pericom Semiconductor Corporation 功能描述:Switch IC Development Tools Eval Kit for PI7C9X2G303ELA
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*