
MFR4200 FlexRay Communication Controller
MFR4200 Data Sheet, Rev. 0
96
Freescale Semiconductor
3.2.3.4.6
Global Network Management Vector n Register, n = [0:5] (GNMVnR)
Address GNMV0R=0x40, GNMV1R=0x42, GNMV2R=0x44, GNMV3R=0x46, GNMV4R=0x48, GNMV5R=0x4A,
Reset
0x0
These read-only registers hold the global network management vector. The length of the network
management vector is configured by means of the NMVLR register (see
Section 3.2.3.3.28, “Network
Management Vector Length Register (NMVLR)
”). The GNMVnR registers are cleared during a hard reset.
NOTE
If the NMVLR register is programmed with a value less than 12, then the
remaining bytes of the GNMVnR registers (which are not used for network
management vector accumulating) will remain 0’s.
The global network management vector, as presented in the communication cycle x, is the
OR-combination of all network management vectors received in the communication cycle x-1. The
controller ensures that the value read from GNMV0R is consistent.
The mapping between the receive message buffer payload bytes and the GNMVnR registers is shown in
Table 3-5
. (See also
Section , “Receive, receive FIFO, and transmit message buffers are accessible to the
host MCU only through the active receive, active transmit, and active receive FIFO buffers.
”.)
15
14
13
12
11
10
9
8
GNMV15
GNMV14
GNMV13
GNMV12
GNMV11
GNMV10
GNMV9
GNMV8
rh
rh
rh
rh
rh
rh
rh
rh
7
6
5
4
3
2
1
0
GNMV7
GNMV6
GNMV5
GNMV4
GNMV3
GNMV2
GNMV1
GNMV0
rh
rh
rh
rh
rh
rh
rh
rh
Figure 3-59. Global Network Management Vector n Register, n = [0:5]
Table 3-5. Mapping between Receive Message Buffer Payload Bytes and GNMVnR Registers
GNMVnR
Byte
NMVectorn
GNMV0R
MSB
NMVector1
LSB
NMVector0
GNMV1R
MSB
NMVector3
LSB
NMVector2
…
GNMV5R
MSB
NMVector11
LSB
NMVector10