
Device Overview
MFR4200 Data Sheet, Rev. 0
36
Freescale Semiconductor
2.2.3
Detailed Signal Descriptions
2.2.3.1
A[1:6]/XADDR[19:14] — AMI Address Bus, HCS12 Expanded Address
Inputs
A[1:6]/XADDR[19:14] are general purpose input pins. Their function is selected by the IF_SEL[0:1] pins.
Refer to
Section 3.7, “Host Controller Interfaces
” for more information. The pins can be configured to
enable or disable either pullup or pulldown resistors on the pins. (See
Section 3.2.3.2.5, “Host Interface
Pins Pullup/down Enable Register (HIPPER)
” and
Section 3.2.3.2.6, “Host Interface Pins Pullup/down
Control Register (HIPPCR)
”.)
A[1:6] are AMI interface address signals. A1 is the LSB of the AMI address bus.
XADDR[19:14] are HCS12 interface expanded address lines. XADDR14 is the LSB of the HCS12
interface expanded address lines.
2.2.3.2
A[7:9]/ACS[0:2] — AMI Address Bus, HCS12 Expanded Address Inputs
A[7:9]/ACS[0:2] are general purpose input pins. Their function is selected by the IF_SEL[0:1] pins. Refer
to
Section 3.7, “Host Controller Interfaces
” for more information. The pins can be configured to enable or
disable either pullup or pulldown resistors on the pins.
26
VDDOSC
4
-
-
-
-
-
-
Oscillator voltage power supply output
(nominally 2.5 V)
23
VSSOSC
4
-
-
-
-
-
-
Oscillator voltage ground output
1
# – signal is active-low.
2
PC (Pullup/down Controlled) – Register controlled internal weak pullup/down for a pin in input mode. Refer to the following
sections for more information:
–
Section 3.2.3.2.5, “Host Interface Pins Pullup/down Enable Register (HIPPER)
”
–
Section 3.2.3.2.6, “Host Interface Pins Pullup/down Control Register (HIPPCR)
”
–
Section 3.2.3.2.7, “Physical Layer Pins Pullup/down Enable Register (PLPPER)
”
–
Section 3.2.3.2.8, “Physical Layer Pins Pullup/down Control Register (PLPPCR)
”
PD (Pull Down) – Internal weak pulldown for a pin in input mode.
DC (Drive strength Controlled) – Register controlled drive strength for a pin in the output mode. Refer to the following for more
information:
–
Section 3.2.3.2.3, “Host Interface and Physical Layer Pins Drive Strength Register (HIPDSR)
”
–
Section 3.2.3.2.4, “Physical Layer Pins Drive Strength Register (PLPDSR)
”
Z – Three-stated pin.
OD (Open Drain) – Output pin with open drain.
3
Reset state:
– All pins with the PC option have pullup/down resistors disabled.
– All pins with the DC option have full drive strength.
4
No load allowed except for bypass capacitors.
Table 2-7. Pin Functions and Signal Properties (continued)
Pin
N
Pin
1
Function1
Pin
1
Function2
Pin
1
Function3
Powered
by
In/
Out
Pin
type
2,3
Re
set
Functional Description