
MFR4200 FlexRay Communication Controller
MFR4200 Data Sheet, Rev. 0
158
Freescale Semiconductor
NOTE
The host can write the VALID bit only during the configuration state, for
receive message buffers. During all other modes of the CC this bit is
read-only.
3.4.1.12
Reserved — Reserved
Those bits are reserved for future use. Reserved bit are accessible by host read operations only. They have
an undefined state.
3.4.2
Message Buffer Filter Registers
The cycle counter filter register CCFnR[0:58] is shown in the following figures.
Where:
Message buffer filter registers sets are used only for transmit and receive message buffers, not for the FIFO.
The FIFO has its own filter register set (see
Section 3.2.3.8, “Filtering Related Registers
”).
3.4.2.1
Cycle Counter Filter Register (CCFnR)
The operation of the filtering mechanism depends on the configuration of the buffer.
Receive message buffer:
The received frame is stored only if all the following conditions are met.
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
NU
Cycle Count Mask
RO_NO/WR_CS
Reserved
NU
Cycle Count Value
RO_NO/WR_CS
Figure 3-128. CCFnR, Transmit and Receive Message Buffer Filter Registers
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
NU
Cycle Count Mask
RO
Reserved
NU
Cycle Count Value
RO
Figure 3-129. CCFnR,
CC Part Buffer of a Double Transmit Message Buffer Filter Registers
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
Reserved
NU
Cycle Count Mask
NU
Reserved
NU
Cycle Count Value
NU
Figure 3-130. CCFnR,
FIFO Buffer Filter Registers
RO_NO/WR_CS
Field with host read-only access during normal operation (host write access in configuration state only)
RO
Field with host read-only access
NU
Reserved or not used