
Memory Map and Registers
MFR4200 Data Sheet, Rev. 0
Freescale Semiconductor
101
3.2.3.5.2
Maximum Odd Cycles Without Clock Correction Fatal Register (MOCWCFR)
FlexRay protocol related parameter – gMaxWithoutClockCorrectionFatal
Address 0xCC
Reset
undefined state
This register holds the maximum number of odd communication cycles (double cycles) before a node
enters the diagnosis stop state due to missing sync frame pairs (missing rate correction).
The register can be written only in the configuration state. If the CCFCV register value equals the
MOCWCFR register value, the CC will enter the ‘red’ error state (see
Section 3.2.3.6.5, “Error Handling
Level Register (EHLR)
”), and will signal this to the host by raising an interrupt.
According to the protocol specification, the value of this register lies in the range [1:15]; however, the
current implementation supports values in the range [1:32767].
3.2.3.5.3
Maximum Odd Cycles Without clock Correction Passive Register (MOCWCPR)
FlexRay protocol related parameter – gMaxWithoutClockCorrectonPassive
Address 0xD8
Reset
undefined state
This register holds the maximum number of odd communication cycles (double cycles) before a node
enters the passive state due to missing sync frame pairs (missing rate correction).
The register can be written only in the configuration state. If the CCFCR register value (see
Section 3.2.3.6.4, “Clock Correction Failed Counter Register (CCFCR)
”) equals the MOCWCPR register
value, the CC will enter the ‘yellow’ error state (see
Section 3.2.3.6.5, “Error Handling Level Register
(EHLR)
”), and will signal this to the host by raising an interrupt. According to the protocol specification,
15
14
13
12
11
10
9
8
MCWCF15
MCWCF14
MCWCF14
MCWCF14
MCWCF14
MCWCF14
MCWCF14
MCWCF14
rw*
rw*
rw*
rw*
rw*
rw*
rw*
rw*
7
6
5
4
3
2
1
0
MCWCF14
MCWCF14
MCWCF14
MCWCF4
MCWCF3
MCWCF2
MCWCF1
MCWCF0
rw*
rw*
rw*
rw*
rw*
rw*
rw*
rw*
Figure 3-64. Maximum Odd Cycles Without Clock Correction Fatal Register
15
14
13
12
11
10
9
8
MCWCP15
MCWCP14
MCWCP13
MCWCP12
MCWCP11
MCWCP10
MCWCP9
MCWCP8
rw*
rw*
rw*
rw*
rw*
rw*
rw*
rw*
7
6
5
4
3
2
1
0
MCWCP7
MCWCP6
MCWCP5
MCWCP4
MCWCP3
MCWCP2
MCWCP1
MCWCP0
rw*
rw*
rw*
rw*
rw*
rw*
rw*
rw*
Figure 3-65. Maximum Odd Cycles Without Clock Correction Passive Register