- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄367908 > pentium II (Intel Corp.) pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器) PDF資料下載
參數(shù)資料
| 型號： | pentium II |
| 廠商： | Intel Corp. |
| 英文描述： | pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器) |
| 中文描述： | 奔騰II處理器芯片上緩存手機模塊連接器1（MMC管理- 1）（帶緩存和連接器1的奔二處理器） |
| 文件頁數(shù)： | 9/34頁 |
| 文件大小： | 582K |
| 代理商： | PENTIUM II |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁
9
Intel
a
Pentium
a
II Processor With On-die Cache Mobile Module MMC-1
3.1.2
Memory (108 Signals)
Table 2 lists the memory interface signals.
Table 2. Memory Signal Descriptions
Name
Type
Voltage
Description
MECC[7:0]
I/O
CMOS
V_3
Memory ECC Data:
These signals carry Memory ECC data during access to DRAM.
ECC is not supported on the Pentium II processor with on-die cache mobile module.
RASA[5:0]# or
CSA[5:0]#
O
CMOS
V_3
Row Address Strobe (EDO):
These pins select the DRAM row.
Chip Select (SDRAM):
These pins activate the SDRAMs.
SDRAM accepts any
command when its CS# pin is active low.
CASA[7:0]# or
DQMA[7:0]
O
CMOS
V_3
Column Address Strobe (EDO):
These pins select the DRAM column.
Input/Output Data Mask (SDRAM):
These pins act as synchronized output enables
during a read cycle and as a byte mask during a write cycle.
MAB[9:0]#
MAB[10]
MAB[12:11]#
MAB[13]
O
CMOS
V_3
Memory Address (EDO/SDRAM):
This is the row and column address for DRAM.
The
82443DX Host Bridge system controller has two identical sets of address lines (MAA
and MAB#). The module supports only the MAB set of address lines. For additional
addressing features, please refer to the
Intel
a
440DX PCIset Datasheet
.
MWE[A, B]#
O
CMOS
O
CMOS
V_3
Memory Write Enable (EDO/SDRAM):
MWEA# should be used as the write enable for
the memory data bus.
SRAS[A, B]#
V_3
SDRAM Row Address Strobe (SDRAM):
When active low, this signal latches Row
Address on the positive edge of the clock. This signal also allows Row access and pre-
charge.
SCAS[A, B]#
O
CMOS
V_3
SDRAM Column Address Strobe (SDRAM):
When active low, this signal latches
Column Address on the positive edge of the clock.
This signal also allows Column
access.
CKE[A, B]
O
CMOS
I/O
V_3
SDRAM Clock Enable (SDRAM):
When these signals are deasserted, SDRAM enters
power-down mode. CKEB is NC and not used by the system electronics.
MD[63:0]
CMOS
V_3
Memory Data:
These signals are connected to the DRAM data bus. They are not
terminated on the module.
相關PDF資料 |
PDF描述 |
|---|---|
| PERICOMPI7C8150 | 2-Port PCI-to-PCI Bridge |
| PESDXL2BT | Low capacitance double bidirectional ESD protection diodes in SOT23 |
| PESDXL2UM | LJT 23C 21#20 2#16 PIN RECP |
| PETAM1270BK300R | BRAID SLEEVING 300M |
| PETAM1270BK50C | 5V RS232 Transceiver with One Receiver Active in SHUTDOWN |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| P-ENV568K3G3 | 制造商:Panasonic Industrial Company 功能描述:TUNER |
| PEO14012 | 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC |
| PEO14024 | 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC |
| PEO96742 | 制造商:Delphi Corporation 功能描述:ASM TERM |
| PEOODO3A | 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint |
發(fā)布緊急采購，3分鐘左右您將得到回復。