參數(shù)資料
型號(hào): pentium II
廠商: Intel Corp.
英文描述: pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器)
中文描述: 奔騰II處理器芯片上緩存手機(jī)模塊連接器1(MMC管理- 1)(帶緩存和連接器1的奔二處理器)
文件頁數(shù): 19/34頁
文件大?。?/td> 582K
代理商: PENTIUM II
19
Intel
a
Pentium
a
II Processor With On-die Cache Mobile Module MMC-1
Table 11 summarizes the key specifications for the MMC-1 connector.
Table 11. Connector Specifications
Condition
Parameter
Specification
Material
Contact
Copper Alloy
Housing
Thermo Plastic Molded Compound: LCP
Electrical
Current
0.5 A
Voltage
50 VAC
Insulation Resistance
100 M
minimum at 200 VDC
Termination Resistance
50 m
maximum
Capacitance
5 pF maximum per contact
Mechanical
Mating Cycles
50 cycles
Connector Mating Force
3.2 oz per contact
Contact Unmating Force
0.35 oz per contact
4.0
FUNCTIONAL DESCRIPTION
4.1
Pentium II Processor With On-die Cache
Mobile Module MMC-1
The Pentium II processor with on-die cache mobile module
MMC-1 is offered at speeds of 400 megahertz, 366
megahertz, 333 megahertz, 300 megahertz, and 266
megahertz. All processor speeds have a PSB speed of 66
megahertz.
4.2
L2 Cache
The on-die L2 cache is 256 kilobytes, is four-way set
associative, and runs at the speed of the processor core.
4.3
The 82443DX Host Bridge System
Controller
Intel’s 82443DX Host Bridge system controller combines the
mobile Pentium II processor with on-die cache bus controller,
the DRAM controller, and the PCI bus controller into one
component. The 82443DX Host Bridge has multiple power
management features designed specifically for notebook
systems such as:
CLKRUN#, a feature that enables controlling of the PCI
clock on or off.
The 82443DX Host Bridge suspend modes, which
include Suspend-to-RAM (STR), Suspend-to-Disk
(STD), and Powered-on-Suspend (POS).
System Management RAM (SMRAM) power
management modes, which include Compatible
SMRAM (C_SMRAM) and Extended SMRAM
(E_SMRAM). C_SMRAM is the traditional SMRAM
feature implemented in all Intel PCI chipsets.
E_SMRAM is a new feature that supports write-back
cacheable SMRAM space up to 1 megabyte. To
minimize power consumption while the system is idle,
the internal 82443DX Host Bridge clock is turned off
(gated off). This is accomplished by setting the G_CLK
enable bit in the power management register in the
82443DX through the system BIOS.
4.3.1
Memory Organization
The MMC-1 connector signaling interface supports the
82443DX Host Bridge standard mode, memory
configurations, and modes of operation. This allows the
memory interface to support the following:
One set of memory control signals, sufficient to support
up to three SO-DIMM sockets and six banks of SDRAM
at 66 megahertz.
One CKE signal for each bank.
Memory features not supported by the 82443DX Host Bridge
system controller standard MMC-1 mode are:
Support for eight banks of memory.
Second set of memory address lines (MAA[13:0]).
Accelerated Graphics Port (AGP).
The 82443DX Host Bridge system controller supports DRAM
technologies EDO and SDRAM. These memory types should
not be mixed in the system, so that all DRAM in all rows
(RAS[5:0]#) must be of the same technology. The 82443DX
Host Bridge system controller targets 60-nanosecond EDO
DRAMs, and 66-megahertz SDRAMs.
The Pentium II processor with on-die cache mobile module’s
clocking architecture supports the use of SDRAM. Tight
timing requirements of the 66-megahertz SDRAM clocks
相關(guān)PDF資料
PDF描述
PERICOMPI7C8150 2-Port PCI-to-PCI Bridge
PESDXL2BT Low capacitance double bidirectional ESD protection diodes in SOT23
PESDXL2UM LJT 23C 21#20 2#16 PIN RECP
PETAM1270BK300R BRAID SLEEVING 300M
PETAM1270BK50C 5V RS232 Transceiver with One Receiver Active in SHUTDOWN
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint