參數(shù)資料
型號： pentium II
廠商： Intel Corp.
英文描述： pentium II processor With On-die Cache Mobile Module Connector 1 (MMC-1)(帶緩存和連接器1的奔II處理器)
中文描述： 奔騰II處理器芯片上緩存手機模塊連接器1（MMC管理- 1）（帶緩存和連接器1的奔二處理器）
文件頁數(shù)： 23/34頁
文件大?。?/td> 582K
代理商： PENTIUM II
23
Intel
a
Pentium
a
II Processor With On-die Cache Mobile Module MMC-1
processor to enter the Sleep state. The SLP# signal is not
recognized in the Normal state or the Auto Halt state.
The processor can be reset by the RESET# signal while in
the Sleep state. If RESET# is driven active while the
processor is in the Sleep state, then SLP# and STPCLK#
must immediately be driven inactive to ensure that the
processor correctly initializes itself.
Input signals (other than RESET#) may not change while the
processor is in the Sleep state or transitioning into or out of
the Sleep state. Input signal changes at these times will
cause unpredictable behavior. Thus, the processor is
incapable of snooping or latching any events in the Sleep
state.
While in the Sleep state the processor can enter its lowest
power state, the Deep Sleep state. Removing the
processor’s input clock puts the processor in the Deep Sleep
state. PICCLK may be removed in the Sleep state.
4.4.8
Deep Sleep State
The Deep Sleep state is the lowest power mode the
processor can enter while maintaining its context. Stopping
the BCLK input to the processor enters Sleep state. For
proper operation, the BCLK input should be stopped in the
low state.
The processor will return to the Sleep state or the Quick
Start state from the Deep Sleep state when the BCLK input
is restarted. Due to the PLL lock latency, there is a 30-
millisecond delay after the clocks have started before this
state transition happens. PICCLK may be removed in the
Deep Sleep state. PICCLK should be designed to turn on
when BCLK turns on when transitioning out of the Deep
Sleep state.
The input signal restrictions for the Deep Sleep state are the
same as for the Sleep state, except that RESET# assertion
will result in unpredictable behavior.
Table 13. Clock State Characteristics
Processor
Power
Clock
State
Exit Latency
Snooping
System Uses
Normal
N/A
Varies
Yes
Normal program execution
Auto Halt
Stop Grant
1
Approximately 10 bus clocks
1.2W
Yes
S/W controlled entry idle mode
10 bus clocks
1.2W
Yes
H/W controlled entry/exit mobile throttling
Quick Start
Through snoop, to HALT/Grant Snoop
state: immediate
Through STPCLK#, to Normal state:
10 bus clocks
0.5W
Yes
H/W controlled entry/exit mobile throttling
HALT/Grant
Snoop
A few bus clocks after the end of
snoop activity.
Not
specified
Yes
Supports snooping in the low power
states
Sleep
To Stop Grant state 10 bus clocks
0.5W
No
H/W controlled entry/exit desktop idle
mode support
Deep Sleep
30 msec
150 mW
No
H/W controlled entry/exit mobile
powered-on suspend support
NOTES:
1.
Intel mobile modules do not support shaded clock control states.
Not 100% tested. Specified at 50
°
C by design and characterization.
2.
4.5
Typical POS and STR Power
Table 14 shows the POS and STR typical power values.
Table 14. POS and STR Power
State
Typical MMC-1 Power
POS
0.475W
STR
0.018W
NOTE:
These are average values of measurement and are guidelines only.
相關PDF資料
PDF描述
PERICOMPI7C8150 2-Port PCI-to-PCI Bridge
PESDXL2BT Low capacitance double bidirectional ESD protection diodes in SOT23
PESDXL2UM LJT 23C 21#20 2#16 PIN RECP
PETAM1270BK300R BRAID SLEEVING 300M
PETAM1270BK50C 5V RS232 Transceiver with One Receiver Active in SHUTDOWN
相關代理商/技術參數(shù)
參數(shù)描述
P-ENV568K3G3 制造商:Panasonic Industrial Company 功能描述:TUNER
PEO14012 制造商:TE Connectivity 功能描述:RELAY SPCO 12VDC
PEO14024 制造商:TE Connectivity 功能描述:RELAY SPCO 24VDC
PEO96742 制造商:Delphi Corporation 功能描述:ASM TERM
PEOODO3A 制造商:MACOM 制造商全稱:Tyco Electronics 功能描述:Versatile Power Entry Module with Small Footprint
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*