參數(shù)資料
型號： PCF8548
廠商： NXP Semiconductors N.V.
英文描述： 65 x 102 pixels matrix LCD driver
中文描述： 65 × 102像素矩陣LCD驅(qū)動器
文件頁數(shù)： 13/40頁
文件大?。?/td> 206K
代理商： PCF8548
1999 Aug 16
13
Philips Semiconductors
Product specification
65
×
102 pixels matrix LCD driver
PCF8548
11 I
2
C-BUS INTERFACE
11.1
Characteristics of the I
2
C-bus
The I
2
C-bus is for bidirectional, two-line communication
between different ICs or modules. The two lines are a
Serial Data line (SDA) and a Serial Clock line (SCL). Both
lines must be connected to a positive supply via a pull-up
resistor. Data transfer may be initiated only when the bus
is not busy.
11.1.1
B
IT TRANSFER
One data bit is transferred during each clock pulse.
The data on the SDA line must remain stable during the
HIGH period of the clock pulse because changes in the
data line at this time will be interpreted as a control signal.
Bit transfer is illustrated in Fig.10.
11.1.2
START
AND
STOP
CONDITIONS
Both data and clock lines remain HIGH when the bus is not
busy. A HIGH-to-LOW transition of the data line, while the
clock is HIGH is defined as the START condition (S).
A LOW-to-HIGH transition of the data line while the clock
is HIGH is defined as the STOP condition (P). The START
and STOP conditions are illustrated in Fig.11.
11.1.3
S
YSTEM CONFIGURATION
The system configuration is illustrated in Fig.12.
Transmitter: the device which sends the data to the bus
Receiver: the device which receives the data from the
bus
Master: the device which initiates a transfer, generates
clock signals and terminates a transfer
Slave: the device addressed by a master
Multi-Master: more than one master can attempt to
control the bus at the same time without corrupting the
message
Arbitration: procedure to ensure that, if more than one
master simultaneously tries to control the bus, only one
is allowed to do so and the message is not corrupted
Synchronization: procedure to synchronize the clock
signals of two or more devices.
11.1.4
A
CKNOWLEDGE
Each byte of eight bits is followed by an acknowledge bit.
TheacknowledgebitisaHIGHsignalputonthebusbythe
transmitter during which time the master generates an
extra acknowledge related clock pulse. A slave receiver
which is addressed must generate an acknowledge after
the reception of each byte. A master receiver must also
generate an acknowledge after the reception of each byte
that has been clocked out of the slave transmitter.
The device that acknowledges must pull-down the SDA
line during the acknowledge clock pulse, so that the SDA
line is stable LOW during the HIGH period of the
acknowledge related clock pulse (set-up and hold times
must be taken into consideration). A master receiver must
signal an end-of-data to the transmitter by not generating
an acknowledge on the last byte that has been clocked out
of the slave. In this event the transmitter must leave the
data line HIGH to enable the master to generate a STOP
condition. Acknowledgement on the I
2
C-bus is illustrated
in Fig.13.
Fig.10 Bit transfer.
handbook, full pagewidth
MBC621
data line
stable;
data valid
change
of data
allowed
SDA
SCL
相關(guān)PDF資料
PDF描述
PCF8549 65 x 102 pixels matrix LCD driver
PCF8549U 65 x 102 pixels matrix LCD driver
PCF8558 Universal LCD driver for small graphic panels(應(yīng)用于小型圖形面板的通用LCD驅(qū)動器)
PCF8558U Universal LCD driver for small graphic panels
PCF8563 Real-time clock/calendar(實時時鐘/日歷)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PCF8548U/2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:65 x 102 pixels matrix LCD driver
PCF8548U/9 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:65 x 102 pixels matrix LCD driver
PCF8549 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:65 x 102 pixels matrix LCD driver
PCF8549U 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:65 x 102 pixels matrix LCD driver
PCF8549U/2 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:65 x 102 pixels matrix LCD driver
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*